I²C-Bus—Interface with HPC

National Semiconductor Application Note 561 Hubert Utz November 1989



INTRODUCTION

There are many applications in which microcontrollers are used as a central processor. These systems are designed with the following aspects:

- reduce and minimize system costs
- provide system flexibility
- simple connections to other peripheral devices

(no high speed requirements)

A serial bus structure fulfills the above subjects.

The National Semiconductor microcontroller family provides the MICROWIRE/PLUS™ interface as a synchronous serial line to communicate with peripherals.

Another important serial bus is the I²C-Bus (Inter IC-Bus) which was developed by Valvo/Philips. It is mainly used in the customer area. This article describes a simple I²C-Bus interface with National's microcontroller family HPC 16xxx and two different software routines to work the interface:

- a. Softwarepolling
- b. Using the MICROWIRE™ shift register

THE I2C-Bus

The I²C-Bus is a bidirectional two line serial communication bus. The two wires, SDA (serial data) and SCL (serial clock) carry information between the different devices connected to the bus

The devices can operate either as a receiver or a transmitter, depending on their functions.

The I²C-Bus also supports multimaster mode. Each device has its own 7-bit address.

This address consists commonly of a fixed hardwired part (4 Bits chip intern) and a variable address part (3 Pins of the device).

The I2C-Bus is based on the following definitions:

—TRANSMITTER: the device which sends the data

to the serial data line

-RECEIVER: the device which receives the

data from the serial data line

—MASTER: the device which starts a trans-

fer, supplies the clock signals and terminates a current transfer

cycle

—SLAVE: the device which is addressed by

the master

-MULTIMASTER: more than one device can get

the master to control the serial data bus and the serial clock bus

—ARBITRATION: if more than one device simulta-

neously tries to control the bus, a simple arbitration procedure takes place, so that only one de-

vice can get the master

-SYNCHRONIZATION: procedure to synchronize the

clock signals of two or more de-

vices (slow slaves)

The maximum transmission rate is 100 kbit/s.

The maximum number of devices connected to the bus is limited by the maximum bus capacitance of 400 pF (typical device capacitance 10 pF).

Start-and Stop Conditions

The bus is not busy if both data- and clock lines remain HIGH because there are only two lines available, the start- and stop conditions have special timing definitions between these two lines:

-start conditions: HIGH-to-LOW transition of the data


line, while the clock line is in a HIGH

state.

-stop conditions: LOW-to-HIGH transition of the data


line, while the clock line is in a HIGH

state.



TL/DD/10080-1

 $\textbf{MICROWIRE}^{\intercal M}, \textbf{MICROWIRE}/\textbf{PLUS}^{\intercal M} \text{ and } \textbf{MOLE}^{\intercal M} \text{ are trademarks of National Semiconductor Corporation.}$



Startcondition

- Clock-, Dataline high (Bus free)
- change Dataline from high to low level
- after $t_{HS~Min}=4~\mu s$ the master supplies the clock

Acknowledge

- transmitting Device releases the Dataline
- the receiving Device pulls the Dataline low during ACK-clock if there is no error
- if there is no ACK the master will generate a Stopcondition to abort the transfer

Stopcondition

- clockline goes high
- after $t_{HP~Min}=4.7~\mu s$ datalines goes high

TL/DD/10080-2

- the master remains the Data-, Clockline high
- next Startcondition after $t_{FB~Min}$ = 4.7 μs possible

FIGURE 2. I²C-Bus Timing

The master always generates the start and stop conditions. After the start condition the bus is in the busy state. The bus becomes free after the stop condition.

DATA BIT TRANSFER

After a start condition 'S' one databit is transferred during each clock pulse. The data must be stable during the HIGH-period of the clock. The data line can only change when the clock line is at a LOW level.

Normally each data transfer is done with 8 data bits and 1 acknowledge bit (byte format with acknowledge).

ACKNOWLEDGE

Each data transfer needs to be acknowledged. The master generates the acknowledge clock pulse. The transmitter releases the data line (SDA = HIGH) during the acknowledge clock pulse. If there was no error detected, the receiver will pull down the SDA-line during the HIGH period of the acknowledge clock pulse.

If a slave receiver is not able to acknowledge, the slave will keep the SDA line HIGH and the master can then generate a STOP condition to abort the transfer.

If a master receiver keeps the SDA line HIGH, during the acknowledge clock pulse the master signals the end of data transmission and the slave transmitter release the data line to allow the master to generate a STOP- condition.

ARBITRATION

Only in multi master systems.

If more than one device could be master and more than one wants to access the bus, an arbitration procedure takes place: if a master transmits a HIGH level and another master transmits a LOW level the master with the LOW level will get the bus and the other master will release the bus and the clockline immediately and switches to the slave receiver mode. This arbitration could carry on through many bits (address bits and data bits are used for arbitration).


FORMATS

There are three data transfer formats supported:

- master transmitter writes to slave receiver; no direction change
- master reads immediate after sending the address byte
- combined format with multiple read or write transfers (see \dots)

ADDRESSING

The 7-bit address of an I²C device and the direction of the following data is coded in the first byte after the start condition:




A "0" on the least significant bit means that the master will write information to the selected Slave address device: a "1" means that the master will read data from the slave.

Some slave addresses are reserved for future use. These are all addresses with the bit combinations 1111XXX and 0000XXX. The address 00000000 is used for a general call address, for example to initialize all I²C devices (refer to I²C bus specification for detailed information).

TL/DD/10080-4

TL/DD/10080-5

-Master Transmits to Slave, No Direction Change



-Master Reads Slave Immediately after First Byte



The master becomes a master receiver after first ACK

—Combined Formats



Read or Write Read or Write TL/DD/10080-6

TIMING

The master can generate a maximum clock frequency of 100 kHz. The minimum LOW period is defined with 4.17 μ s, the minimum HIGH period width is 4 μ s, the maximum rise

time on SDA and SCL is 1 μs and the maximum fall time on SDA and SCL is 300 ns.

Figure 4 shows the detailed timing requirements.

Symbol	Parameter	Min	Max	Units
f _{SCL}	SCL Clock Frequency	0	100	kHz
t _{BUF}	Time the Bus Must Be Free before a New Transmission Can Start	4.7		μs
t _{HD} ; STA	Hold Time Start Condition. After This Period the First Clock Pulse Is Generated	4.0		μs
t _{LOW}	The LOW Period of the Clock	4.7		μs
t _{SU} ; STA	Setup Time for Start Condition (Only Relevant for a Repeated Start Condition)	4.7		μs
t _{HD} ; DAT	Hold Time DATA for CBUS Compatible Masters (See Also NOTE, Section 8.1.3.) for I ² C Device	5 0*		μs μs
t _{SU} ; DAT	Setup Time Data	250		ns
t _R	Rise Time of Both SDA and SCL Lines		1	μs
t _F	Fall Time of Both SDA and SCL Lines		300	ns
t _{SU} ;STO	Setup Time for Stop Condition	4.7		μs

All values referred to V $_{IH\ Min}=$ 3.0V and V $_{IL\ Min}=$ 1.5V levels at 5V supply voltage

FIGURE 4. I²C-Bus Timing Requirements

^{*}Note that a transmitter must internally provide at least a hold time to bridge the undefined region (max. 300 ns) of the falling edge of SCL.

-Two Wire Serial Bus with

*Data line

*Clock line

-Features:

*Multimaster Bus (Master/Slave)

*Busarbitration

*Transfer rate up to 100 kbits/s

*Bytetransfers

*Protocols with

-Start Condition

-Address

—Ackn.

—Data

—Ackn. (Each Byte) —Stop Condition

*Read, Write, Multiple R/W

FIGURE 5. I²C-Bus Features

The I²C test hardware uses the following components:

2 x PC F 8570: 256 x 8-Bit RAM

RAM 1: Address: 1010000X RAM 2: Address: 1010010X

2 x PC F 8582: 256 x 8 Bit EEPROM

EEPROM 1: Address: 1010001X EEPROM 2: Address: 1010011X

2 x PC F 8574: Remote 8-Bit I/O Expander

I/O 1: Address: 0100000X Used as 8-Bit LED Output Port

I/O 2: Address: 0100001X Used as 8-Bit Input Port

1 x HCT04: Inverter

2 x Rp:

1 x LS05: Inverter, Open Collector

8 x LEDs: Connected Via Pull Up Resistors to

Output Pins of PCF 8574

Pull Up Resistors for Clock Line and Data Line

Connected Via Pull Up Resistors to 8 Switches:

Input Pins of PCF 8574

Socket for MOLETM Connection 1 x Pin Grid Socket:

1 x Power Connector: 5V Power Supply

Four I/O lines of the HPC are used to connect a HPC-MOLE or a HPC-Designer Kit to the I²C-board: SO, SI, P0, and SK. SO drives the data bus line; SDA and P0 drive the clock bus

The data on the SDA line is monitored by the input SI and the I2C-bus clock is available at input SK.

SI, SO and SK are μ Wire interface lines.

P0 is used as a continuous timer output during the transfer. All rise and fall times meet the I2C-bus specification. The highest I²C-clock frequency you can get with a 17 MHz HPC oscillator/4 Waitstates is ca. 20 kHz.





Figure 7. Software Features



```
;* 12.10.87
;* 20.10.87
                                                                      HU
                                                                      HU
          .INCLD HPC16083.MAP ; MEMORY MAP FOR HPC16083
          ;DEFINITIONS
          CLK = 32
                                     ;CLOCK LOW/HIGH TIME = 33us
          .MACRO SAVE_AB
                                     ;SAVE A-REG
;SAVE B-REG
          PUSH
                 A
B
          PUSH
          .ENDM
          .MACRO SAVE ABX
          SAVE_AB
PUSH
                                   ;SAVE REGS A,B
;SAVE X-REG
          .ENDM
          .MACRO RESTORE AB
                                       ;RESTORE B-REG
;RESTORE A_REG
          POP
          .ENDM
          .MACRO RESTORE ABX
                                       ;RESTORE X-REG
;RESTORE REGS B,A
          POP
          RESTORE_AB
          .ENDM
                                  ;DEFINE BASEPAGE SECTION
          .SECT B1, BASE
                                     ;WORDBUFFER FOR I2C-TABLE
;WORDBUFFER FOR I2C-TABLE
;POINTER TO THE NEXT TABLEENTRY
;STATUSBYTE
;DUMMY BYTE
;8-BIT VALUE WRITE TO PORTO
;8-BIT VALUE READ FROM PORT1
;RAM WRITE BUFFER
;RAM READ BUFFER
WBUF1:
        .DSW
                 1
1
1
1
1
1
1
10
WBUF2:
INDEX:
         .DSW
STATUS: .DSB
DUMMY: .DSB
WPORT: .DSB
RPORT: .DSB
WRBUFF: .DSB
RDBUFF: .DSB
          .ENDSECT
          .SECT I2C, ROM16
                                                                                                      TL/DD/10080-9
```

```
;* INIT : THIS SUBROUTINE INITIALIZES TIMER T4, TIMER T5;* AND THE uWIRE-INTERFACE TO OPERATE AS I2C-BUS
              SAVE_ABX
LD X, #PWMODE
LD B, #PORTP
LD A, # 0C
ST A, [X].B
                                                          ;SAVE REGS A,B,X
;ADDR. PWMODE-REG -> X
;ADDR. PORTE-REG -> B
;VALUE TO STOP TIMER
;STOP T4, NO IRQ, ACK TIP-FLAG
INIT:
                             A, [X].B
A, #01
A, [B].B
3, [B].B
T4.W, #CLK-1
R4.W, #CLK-1
                                                           ;MAKE SHURE TIP-FLAGS ARE CLEARED
               ST
                                                           ; DISABLE TOGGLE AND SET OUTPUT HIGH
;ON PINS PO AND P1
;TOGGLE ON AT PO
               LD
               ST
               SBIT
                                                           ; LOGGLE ON AT PO
;LOAD T4 (33us)
;LOAD R4 (33us)
;DATALINE OUTPUT = HIGH
;B5 = OUTPUT
               LD
               SBIT
                              5, PORTB.B
               SBIT
                              5,DIRB.B
                              5,BFUN.B
                                                           ; NO ALTERNATE FUNCTION SELECTED
                             6,DIRB.B
6,BFUN.B
               RBIT
                                                           ;B6 = INPUT
               RBIT
                                                            ; RESTORE REGS X, B, A
               RESTORE_ABX
               RET
RWI2C:
               PUSH
                                                           ;SAVE REG K
               SAVE_ABX
                                                           ;SAVE-REGISTER
;ADDRESS OF PORTB -> REG B
               LD
                             B, #PORTB
                                                           ; RESET STATUSBYTE ; BUS FREE ?
RWRST:
               T.D
                              STATUS.B, #0
               JSR
                              TSTBUS
               IFC
JP
                                                          ;IF ERROR -> EXIT
;GET 2 BYTES OF TABLE
;SAVE TABLE CONTENTS
;TEST RECEIVE/TRANSMIT BIT
;BIT = 1 -> RECEIVE
;STATUS = TRANSMIT
;CONTINUE AT RW01
;STATUS = RECEIVE
;STATUS = FIRST BYTE
;GET NEXT 2 BYTES OF TABLE
;SAVE TABLE CONTENTS
                              RWERR
                             A, [X+].W
A, WBUF1.W
O, A
RWRECV
               LD
               ST
               IFBIT
               JΡ
               RBIT
                              0.STATUS.B
                             RW01
0,STATUS.B
1,STATUS.B
               JP
              SBIT
RWRECV:
RW01:
               SBIT
               LD
ST
                             A, [X+].W
A, WBUF2.W
                             A,X
A,INDEX.W
               T<sub>1</sub>D
               ST
                                                           ; SAVE INDEX
               LD
IFEQ
                             A, [X].W
A, #0
                                                           ;GET NEXT WORD OF TABLE ;ANY MORE TO TRANSFER
                              RW02
                                                           ;NO, EXIT
               SBIT
                             3, STATUS.B
7, STATUS.B
                                                          ;STATUS = MULTISTART
;STATUS = BUSY
RW02:
               SBIT
                                                                                                                                                           TL/DD/10080-10
```

```
RC
                                                                   ;CLR CARRY = NO ERROR
                 JSR
                                 STRTCD
                                                                  ;STARTCONDITION
                 IFC
                 JP
                                  STPERR
                                                                  ;X = BUFFERINDEX
;A.B = ADDRESS
;TRANSMITT 1.BYTE = ADDRESS
                 LD
                                 X,WBUF2.W
A,WBUF1.W
                 JSR
                                  TRANSF
                 IFC
                                  STPERR
                                                                  ;DECREMENT BYTECOUNT
;DUMMY FOR DECSZ
;STATUS = RECEIVE ?
;YES -> RCVE
;GET NEXT BYTE
;DECREMENT BYTECOUNT
;BYTECOUNT <> 0
;FLAG LAST BYTE
;SEND BYTE
;TEST ERROR
                DECSZ
                                 WBUF1+1.B
                 NOP
                                 0,STATUS.B
RCVE
A,[X+].B
WBUF1+1.B
                 IFBIT
                 JP
TRMIT:
                LD
DECSZ
                                  TRM1
2,STATUS.B
                 JΡ
                 SBIT
                JSR
IFC
TRM1:
                                  TRANSF
                                                                   ;TEST ERROR
;ERROR DETECTED
                                  STPERR
                 JP
                                                                   ;LAST BYTE ?
;YES
;NO -> TRANSFER AGAIN
;MULTISTART ?
                 IFBIT
                                 2,STATUS.B
TRM2
                 JP
                 JΡ
                                  TRMIT
                                  3, STATUS.B
TRM3
TRM2:
                 IFBIT
                                                                  ;MULTISTART ?
;YES
;NO -> STOPCONDITION
;DATALINE = HIGH
;WAIT UNTIL CLOCKLINE = HIGH
;CLOCK = HIGH
;CLOCK = LOW
;STOP TIMER 4
;SET START TIME
;GET NEXT TABLEENTRY
;PERFORM NEXT STARTCONDITION
                 JP
                 .TP
                                  TRM6
                                  5, [B].B
6, [B].B
TRM5
TRM3:
                 SBIT
                 IFBIT
JP
TRM4:
                 JΡ
                                  TRM4
                                 2,PWMODE.B
T4.W,#2*CLK-1
X,INDEX.W
RWRST
TRM5:
                 SBIT
                 LD
                 JP
TRM6:
                 JΡ
                                  RWEND
                                                                   ;DECREMENT BYTECOUNT
;BYTECOUNT <> 0
;FLAG LAST BYTE
;GET 1 BYTE
;PUT BYTE TO BUFFER
RCVE:
                 DECSZ
                                  WBUF1+1.B
                 JΡ
                                  RCV1
                 SBIT
                                  2,STATUS.B
RCV1:
                 JSR
ST
                                  RECEIV
A, [X].B
                                                                  ;PUT BYTE TO BUFFER
;X += 1
;ERROR ?
;YES -> STOPCONDITION
;LAST BYTE FLAGGED ?
;YES, CHECK MULTISTART
;GET NEXT BYTE
;NO ERROR
;STOPCONDITION
                 INC
                 IFC
                 JP
IFBIT
                                  STPERR
                                 2,STATUS.B
TRM2
                 JP
                 JΡ
                                  RCVE
RWEND:
STPERR: JSR
                                  STOPCD
                                                                   ;STOPCONDITION
RWERR:
                 RESTORE_ABX
                                                                   ;RESTORE REGISTER ;RESTORE REG K
                 POP
                                  K
```

TL/DD/10080-11


```
STRTCD: IFBIT
                        5, PORTI.B
                                               ;TEST DATALINE
                                               ; IF HIGH -> CONTINUE
                        STRT01
            JΡ
STRTER: SC
                                               ;ELSE ERROR
            RET
                                               ;TEST CLOCKLINE
STRT01: IFBIT
                        6,[B].B
                                               ;TEST CLOCKLINE;
;IF HIGH -> CONTINUE
;ELSE ERROR
;DATALINE = LOW
;START TIMER 4
;WAIT UNTIL CLOCK = LOW
            JP
                        STRT02
            JΡ
                        STRTER
STRT02: RBIT
                        5,[B].B
                       PWMODE.B,#0FB
6,[B].B
STRT03
            AND
STRT03: IFBIT
            JP
RC
                                               ;SIGNAL NO ERROR
            RET
                       7,A
TRNF1
5,[B].B
TRANSF: IFBIT
                                               ;TEST FOR THE NEXT DATA
                                               ;PUT DATALINE HIGH ;PUT DATALINE LOW
            JP.
            RBIT
                        TRNF2
            JP
            SBIT
                        5, [B] .B
TRNF1:
                                               ; PUT DATALINE HIGH
TRNF2:
            SWAP
                                               ;EXCHANGE LOWER/HIGHER BYTE ;SET LOOP COUNT
            SWAP
                        K,#8
                                               ;DUMMY SHIFT
;JUMP INTO THE LOOP
;SHIFT MSB -> CARRY
            SHL
                       A
TRF2
            SHL
TRF1:
            IFC
            SBIT
                        5,[B].B
                                               ;DATALINE = HIGH
            IFNC
                       5, [B] .B
6, [B] .B
TRF3
TRF2
6, [B] .B
                                               ;DATALINE = LOW
;WAIT UNTIL CLOCK HIGH
;CLOCK = HIGH
;CLOCK = LOW
;WAIT UNTIL CLOCK = LOW
TRF2:
            IFBIT
            JΡ
            JP
IFBIT
TRF3:
                                               ;CLOCK = HIGH
;DECREMENT LOOP COUNT
                        TRF3
            DECSZ
                                               ; NEXT BIT
; LOOK FOR ACKNOWLEDGE
            JP
                        TRF1
            JSR
                        GETACK
            RET
SETACK: RBIT
                        5,[B].B
                                               ;DATALINE = LOW
            RC
JP
                        ACK01
                        5,[B].B
GETACK:
            SBIT
                                               ;DATALINE = HIGH
            RC.
ACK01:
            IFBIT
                                               ; WAIT UNTIL CLOCK = HIGH
                        6,[B].B
                                               ;CLOCK = HIGH
;CLOCK = LOW , WAIT
                       ACK02
ACK01
            JΡ
            JΡ
                                               ;TEST DATALINE
;FLAG EROR IF HIGH
;WAIT UNTIL CLOCK = LOW
ACK02:
            IFBIT
                        5, PORTI.B
            SC
ACK03:
            IFBIT
                        6,[B].B
                       ACK03
5,[B].B
            JP.
            SBIT
                                               ;DATALINE = HIGH
            RET
                                                                                                                      TL/DD/10080-12
```

```
;SAVE REG K
;SET LOOP COUNT
RECEIV: PUSH
                        K
K,#8
            LD
RC
REC1:
REC2:
            IFBIT
                        6,[B].B
                                                 ; WAIT UNTIL CLOCK HIGH
                                                 ;CLOCK = HIGH
;CLOCK = LOW
            .TP
                        REC3
            JΡ
                        REC2
                                                ; TEST DATALINE
; IF HIGH SET CARRY
; ROTATE LEFT WITH CARRY
; WAIT UNTIL CLOCK = LOW
; CLOCK = HIGH
                        5, PORTI.B
REC3:
            IFBIT
            SC
                        A
6,[B].B
REC4:
            IFBIT
                        REC4
            DECSZ
                                                 ;DECREMENT LOOP COUNT
                        K
                                                 ; DECREMENT LOOP COUNT
; NEXT BIT
; LAST BYTE FLAGGED ?
; YES, NO ACKNOWLEDGE
; SET ACKNOWLEDGE
                        REC1
            JΡ
                        2,STATUS.B
REC5
            IFBIT
            JΡ
            JSR
                        SETACK
            .TP
                        REC6
REC5:
            JSR
                        GETACK
                                                 ;LOOK FOR ACKNOWLEDGE
REC6:
            POP
                        K
                                                 ;RESTORE REG K
            RET
                        5,[B].B
6,[B].B
STOP02
                                                 ;DATALINE = LOW
;WAIT UNTIL CLOCK = HIGH
;CLOCK = HIGH -> STOP02
STOPCD: RBIT
STOP01: IFBIT
             JΡ
                                                ;WAIT
;STOP TIMER 4
;INITIALIZE T4 TO STARTCONDITION
;STATUS = I2CBUS NOT BUSY
                        STOP01
2,PWMODE.B
            JΡ
STOP02: SBIT
                        T4.W, #CLK-1
7, STATUS.B
5, [B].B
            LD
RBIT
            SBIT
                                                 ; PERFORM STOPCONDITION
            RET
TSTBUS: RC
            IFBIT
                        5, PORTI.B
                                                 ;TEST DATALINE
            JP
SC
                        TST1
                        6,[B].B
TST2
TST1:
            IFBIT
                                                 ;TEST CLOCKLINE
            JΡ
TST2:
            RET
                        ENIR.B,#0 ;DISABLE ALL INTERRUPTS
PWMODE.W,#0CCCC ;STOP AND CLEAR ALL TIMERS
TMMODE.W,#0CCCC
RESET:
            T.D
             LD
            LD
START:
            JSR
                        INIT
                        B,#WRBUFF
K,#WRBUFF+8
            LD
                                                 ;CLEAR 9 BYTES
            LD
STARTO: CLR
                        A, [B+].W
STARTO
            XS
            JP
            LD
                        RDBUFF.B,#0
                                                 ;SET READADDRESS TO 0
                        WPORT.B, #0FF
                                                ; INITIALISE PORT1 AS INPUT
                        X,#INIPO1
RWI2C
            T.D
            JSR
                                                                                                                              TL/DD/10080-13
```

```
WPORT.B,#0FF
X,#WRPO0
RWI2C
                                                    ;PUT ALL LED'S OFF
START1: LD
             JSR
                          X,#WRRAM0
RWI2C
WAIT
                                                    ;WRITE TO RAM
;START TRANSMISSION
             LD
             JSR
             JSR
                          X,#RDRAM0
RWI2C
WAIT
                                                    ;READ RAMO
             T.D
             JSR
             JSR
                          WRBUFF.B,#8
RDBUFF.B,#8
WRBUFF.B,#0
             ADD
                                                     ;WRITE/READ NEXT 8 BYTES RAM
             ADD
IFEQ
                                                     ; DECREMENT LED VALUE
; ONLY DECREMENT
             DECSZ
                          WPORT.B
             NOP
                          X, #RDPO1
                                                    ; READ INPUT
             LD
JSR
                          RWI2C
WAIT
             JSR
                          7,RPORT
START1
             IFBIT
                                                    ; IF BIT SET FREE-RUN-LED
             JΡ
                          WPORT.B, RPORT.B ; ELSE COPY INPUT TO OUTPUT
             LD
             JP
                          START1
                                                    ;SAVE X-REG
;INITIALIZE WAITLOOP
             PUSH
WAIT:
             LD
DECSZ
                          X,#010
WAIT1:
             JP
POP
                           WAIT1
                                                   ; RESTORE X-REG
                          0242, WPORT, 0 ; INIT
0243, RPORT, 0 ; REAE
0240, WPORT, 0 ; WRIT
0AA0, WRBUFF, 0 ; WRIT
02A0, WRBUFF, 0AA1, RDBUFF+1, 0
                                                                 ;INITIALIZE PORT1 AS INPUT
;READ 1 BYTE FROM PORT1
;WRITE 1 BYTE TO PORT0
;WRITE 8 BYTES TO RAM
+1,0 ;READ 10 BYTES
INIPO1: .DW
RDP01: .DW
WRP00: .DW
WRRAM0: .DW
RDRAM0: .DW
```

.END RESET

TL/DD/10080-14



```
;* 12.10.87
;* 20.10.87
;* 04.11.87
;* 08.02.88
                                                                                 HÜ
                                                                                 HU
                                                                                 HU
                                                                                 HU
            .INCLD HPC16083.MAP
                                           ; MEMORY MAP FOR HPC16083
           ;DEFINITIONS
CLK = 30
                                             ;CLOCK LOW/HIGH TIME = 33us
            .MACRO SAVE_AB
                                           ;SAVE A-REG
;SAVE B-REG
            PUSH
            .ENDM
            .MACRO SAVE_ABX
                                              ;SAVE REGS A,B
;SAVE X-REG
           SAVE_AB
PUSH
            .ENDM
            .MACRO RESTORE_AB
                                              ;RESTORE B-REG
;RESTORE A_REG
            POP
            POP
            .ENDM
            .MACRO RESTORE_ABX
            POP
                                              ;RESTORE X-REG
;RESTORE REGS B,A
           POP X RESTORE AB
            .ENDM
            .SECT
                    B1,BASE
                                              ;DEFINE BASEPAGE SECTION
                                              ;WORDBUFFER FOR I2C-TABLE
;WORDBUFFER FOR I2C-TABLE
;POINTER TO THE NEXT TABLEENTRY
;STATUSBYTE
WBUF1:
            .DSW
WBUF2:
            .DSW
INDEX: .DSW
STATUS: .DSB
                                              ;STATUSBYTE;DUMMY BYTE;8-BIT VALUE WRITE TO PORTO;8-BIT VALUE READ FROM PORTI;RAM WRITE BUFFER;RAM READ BUFFER
DUMMY:
WPORT:
            .DSB
            .DSB
RPORT: .DSB
WRBUFF: .DSB
RDBUFF: .DSB
                       1
                                                                                                                       TL/DD/10080-16
```

```
.ENDSECT
             .SECT I2C, ROM16
             ;* INIT: THIS SUBROUTINE INITIALIZES TIMER T4, TIMER T5;*
AND THE UWIRE-INTERFACE TO OPERATE AS I2C-BUS
            SAVE_ABX
                                                   ; SAVE REGS A, B, X
INIT:
                                                  ;SAVE REGS A,B,X
;ADDR. PWMODE-REG -> X
;ADDR. PORTP-REG -> B
;VALUE TO STOP TIMERS
;STOP T4, T5, NO IRQ, ACK TIP-FLAG
                         X, #PWMODE
B, #PORTP
A, #OCC
             LD
             LD
             LD
             ST
NOP
                         A, [X].B
                                                   ;MAKE SHURE TIP-FLAGS ARE CLEARED ;DISABLE TOGGLE AND SET OUTPUT HIGH ;ON PINS PO AND P1
             SТ
                          A, [X].B
                         A, | X | .B

A, | #011

A, | B | .B

3, | B | .B

7, | B | .B

T4.W, #CLK-1

R4.W, #CLK-1

T5.W, #17*CLK-1

R5.W, #18*CLK-1

5, PORTB.B
             LD
             ST
             SBIT
                                                   ;TOGGLE ON AT PO
;TOGGLE ON AT P1
             SBIT
             LD
                                                   ;LOAD T4 (33us)
;LOAD R4 (33us)
                                                   ;9-BIT SHIFT TIME (STARTCONDITION)
;9-BIT SHIFT TIME (NORMAL MODE)
;DATALINE OUTPUT = HIGH
             LD
             T<sub>1</sub>D
             SBIT
             SBIT
                          5,DIRB.B
5,BFUN.B
                                                   :B5 = OUTPUT
             RBIT
                                                   ;NO ALTERNATE FUNCTION SELECTED
             RBIT
SBIT
                          6,DIRB.B
6,BFUN.B
                                                   ;B6 = INPUT
;SELECT SK-INPUT
             LD
                          A, DIVBY.B
                                                   ;SET UWIRE-DEVIDE
             AND
                          A, #0F0
A, #02
             OR
                                                   ;SET CLKI /16
                                                   ;STORE NEW VALUE ;ACTIVATE UWIRE
             ST
                          A,DIVBY.B
                          1, IRCD.B
             SBIT
INIT1:
             IFBIT
                          0, IRPD.B
INIT2
                                                   ;TEST IF READY
;YES CONTINUE
             JΡ
                          INIT1
                                                   ; NO WAIT
                          1, IRCD.B
6, BFUN.B
                                                   ; SELECT SLAVE MODE
INIT2:
            RBIT
             RBIT
                                                   ;ENABLE T5-IRQ
;ENABLE GLOBAL TIMER IRQ
;RESTORE REGS X,B,A
                         4,[X].B
ENIR.B,#021
             SBIT
             OR
             RESTORE ABX
             RET
RWI2C: PUSH
                                                   ; SAVE A-REGISTER
                                                   ;RESET STATUSBYTE
;GET 2 BYTES OF TABLE
;PERFORM STARTCONDITION
             LD
LD
                          STATUS.B,#0
                         A, [X+].W
STRTCD
             JSR
             IFC
                                                                                                                                      TI /DD/10080-17
```

```
; IF ERROR -> EXIT
             JP
                         RWERR
                                                    ;ENABLE SO-OUTPUT;SAVE TABLE CONTENTS;TEST RECEIVE/TRANSMIT BIT
             SBIT
                          5,BFUN.B
             ST
                          A, WBUF1.W
             IFBIT
                          0,A
                                                    ;BIT = 1 -> RECEIVE
;STATUS = TRANSMIT
                          RWRECV
             JP.
             RBIT
                          0,STATUS.B
                                                    ;CONTINUE AT RW01;STATUS = RECEIVE;STATUS = FIRST BYTE;DEC BYTECOUNT
                          RW01
                         0,STATUS.B
1,STATUS.B
RWRECV:
            SBIT
RW01:
             SBIT
             DECSZ
                          WBUF1+1.B
                                                    ; MORE THAN 1 BYTE TO PROCESS
; STATUS = LAST BYTE
; GET NEXT 2 BYTES OF TABLE
; SAVE TABLE CONTENTS
             JP
                          RW02
                          2,STATUS.B
             SBIT
                         A, [X+].W
A, WBUF2.W
RW02:
             LD
             ST
                          A,X
                          A, INDEX.W
                                                    ;SAVE INDEX
;GET NEXT WORD OF TABLE
;ANY MORE TO TRANSFER
             ST
                         A, [X].W
A, #0
             T.D
             IFEQ
                                                    ;NO, EXIT
;STATUS = MULTISTART
;STATUS = BUSY
;CLR CARRY = NO ERROR
;RESTORE A-REGISTER
                          RW03
             ďΡ
                          3, STATUS.B
7, STATUS.B
             SBIT
RW03:
             SBIT
             RC
RWERR:
             POP
             RET
STRTCD:
             IFBIT
                          5, PORTI.B
                                                    ;TEST DATALINE
                          STRT01
                                                    ; IF HIGH -> CONTINUE
; ELSE ERROR
            SC
STRTER:
             RET
                                                    ;TEST CLOCKLINE
STRT01: IFBIT
                          6.PORTB.B
                           STRT02
                                                    ; IF HIGH -> CONTINUE
             JP
                                                    ;ELSE ERROR
             JP
                          STRTER
                                                    ;DATALINE = LOW
;START TIMER 4 AND 5
;WAIT UNTIL CLOCK = LOW
STRT02:
                           5, PORTB.B
            RBIT
                          PWMODE.B, #0BB
6, PORTB.B
             AND
STRT03: IFBIT
             JΡ
                          STRT03
                                                    ;WRITE 1 BYTE TO SIO AND ENABLE SHIFT ;SIGNAL NO ERROR
                          A, SIO.B
             ST
             RET
TIMIRO:
                          5,PWMODE.B
             IFBIT
                                                    ;TIMER 5 IRQ ?
             JP
JP
                          T1IRQ
IRQRET
                                                    ;YES, CONTINUE
;NO TIMER IRQ
T1IRQ:
             SBIT
                          5, PORTB.B
             RBIT
SBIT
                          5, BFUN.B
7, PWMODE.B
                                                    ;ACK IRQ
                                                    ;SAVE REGS A,B,X
;PORTB-ADDR -> REG B
;STATUS-ADDR -> REG-X
             SAVE_ABX
             LD
                          B, #PORTB
                          X, #STATUS
PSW.W
             T.D
             PUSH
                                                    ;LAST BYTE ?;YES -> JUMP;FIRST BYTE ?
             IFBIT
                          2,[X].B
LAST
             JΡ
             IFBIT
                          1,[X].B
                                                                                                                                          TL/DD/10080-18
```

```
;YES -> JUMP
;RECEIVEMODE ?
;YES -> JUMP
;ACKNOWLEDGE
             ,TP
                         FIRST 0, [X].B
             IFBIT
             JP
             JSR
                          GETACK
             IFC
                                                    ;ERROR ?
                                                   ;STOP TRANSMISSION
;GET NEXT BYTE
             JP
                          STOPCD
                         A, [WBUF2].B
A, SIO.B
TINC
TRMIT:
             LD
             ST
                                                    ; ENABLE SHIFT
                                                    :-> INCREMENT POINTERS
             JP
RECVE:
             LD
                          A,SIO.B
                                                    GET DATA
                          A, [WBUF2].B
SETACK
                                                   ;PUT INTO BUFFER ;ACKNOWLEDGE
             ST
             JSR
                                                   ;ACKNOWLEDGE
;ERROR?
;STOP TRANSMISSION
;ENABLE SHIFT
;SELECT ALTERNATE MODE
             IFC
                          STOPCD
             JΡ
                          SIO.B,#0FF
5,BFUN.B
             LD
TINC:
             SBIT
                                                   ;SELECT ALTERNATE MODE;
;INC BUFFERPOINTER
;DEC BYTECOUNT
;MORE THAN 1 BYTE TO PROCESS
;STATUS = LAST BYTE
;EXIT AND WAIT FOR NEXT IRQ
TINC1:
             INC
                          WBUF2.W
             DECSZ
                          WBUF1+1.B
T5IR02
TDEC:
             JP
                          2,[X].B
IRQEND
             SBIT
T5IR02: JP
                          0,[X].B
LASTRD
                                                   ;RECEIVE ?
;YES -> JUMP
;ACKNOWLEDGE
;RESTART ?
;YES -> JUMP
;STOP TRANSMISSION
             IFBIT
LAST:
            JSR
IFBIT
LAST1:
                          GETACK
                          3,[X].B
             JP
JP
                          RESTRT
                          STOPCD
                          A,SIO.B
                                                   ;GET LAST CHARACTER ;PUT INTO BUFFER
LASTRD: LD
                          A, [WBUF2].B
             JP
                          LAST1
                          A, [WBUF2].B
GETACK
                                                   ;GET NEXT BYTE ;ACKNOWLEDGE
FIRST:
            T.D
             JSR
                                                    ;ERROR ?
;STOP TRANSMISSION
;RESET FIRST BYTE FLAG
             IFC
                          STOPCD
             JΡ
                          1, [X].B
0, [X].B
IRRCV
             RBIT
                                                   ;RECEIVE ?
;YES -> JUMP
;ENABLE SHIFT
;SELECT ALTERNATE FUNCTION
;-> INCREMENT POINTERS
             IFBIT
JP
             ST
                          A,SIO.B
             SBIT
                          5,BFUN.B
TINC1
             JΡ
IRRCV:
            LD
                          SIO.B, #OFF
                                                    ;ACTIVATE SHIFT
                                                    ; SELECT ALTERNATE FUNCTION
             SBIT
                          5,BFUN.B
             JΡ
                          TDEC
IRQEND: POP
                          PSW.W
             RESTORE_ABX
                                                   ; RESTORE REGS X, B, A
IRQRET: RETI
                          X, INDEX.W
                                                   ;GET NEXT POINTER TO ENTRYTABLE
RESTRT: LD
             SBIT
                          5,[B].B
                                                    ;DATALINE = HIGH
                                                                                                                                    TL/DD/10080-19
```

```
;DISABLE SO-OUTPUT
;WAIT UNTIL CLOCK = HIGH
;CLOCK = HIGH -> REST02
            RBIT
                         5,BFUN.B
REST01: IFBIT
                         6,[B].B
REST02
            JP
                                                 ;WAIT
;STOP TIMER 4
;STOP TIMER 5
;LOAD TIMER 4
;LOAD TIMER 4
             JP
                         REST01
REST02:
            SBIT
                         2, PWMODE.B
                         6, PWMODE.B
T4.W, #2*CLK-1
T5.W, #18*CLK-1
RWI2C
            SBIT
            LD
            LD
                                                  ; INITIALIZE READ/WRITE TO 12C-BUS
            JSR
            JP.
                         IRQEND
STOPCD: RBIT
                         5,[B].B
                                                  ;DATALINE = LOW
                         5, BFUN.B
6, [B].B
STOP02
                                                  ;DISABLE SO-OUTPUT
;WAIT UNTIL CLOCK = HIGH
;CLOCK = HIGH -> STOP02
            RBIT
STOP01: IFBIT
             JΡ
                                                 ; WAIT
; STOP TIMER 4
; STOP TIMER 5
; INITIALIZE T4 TO STARTCONDITION
; INITIALIZE T5 TO STARTCONDITION
; STATUS = 12CBUS NOT BUSY
             JΡ
                         STOP01
STOP02:
                         2, PWMODE.B
            SBIT
                         6,PWMODE.B
T4.W,#CLK-1
T5.W,#17*CLK-1
            SBIT
             LD
             LD
            RBIT
                         7, [X].B
5, [B].B
             SBIT
                                                  ; PERFORM STOPCONDITION
                         IRQEND
             JΡ
SETACK: RBIT
                         5,[B].B
                                                  ;DATALINE = LOW
            RC
JP
                         ACK01
GETACK: SBIT
                         5,[B].B
                                                  ;DATALINE = HIGH
             RC
ACK01:
            IFBIT
                         6,[B].B
                                                  ; WAIT UNTIL CLOCK = HIGH
                                                  ;CLOCK = HIGH
;CLOCK = LOW , WAIT
             τP
                         ACK02
                         ACK01
             JP
                                                  ;TEST DATALINE
;FLAG EROR IF HIGH
;WAIT UNTIL CLOCK = LOW
ACK02:
            IFBIT
                         5, PORTI.B
ACK03:
            IFBIT
                         6,[B].B
                         ACK03
             JΡ
             SBIT
                         5,[B].B
                                                  ;DATALINE = HIGH
            RET
TSTBUS: RC IFBIT
                         5,PORTI.B
                                                 ;TEST DATALINE
            JP
SC
TST1:
             IFBIT
                                                  ;TEST CLOCKLINE
                         6,[B].B
             JΡ
                         TST2
             SC
TST2:
            RET
                         ENIR.B,#0 ;DISABLE ALL INTERRUPTS
PWMODE.W,#0CCCC ;STOP AND CLEAR ALL TIMERS
TMMODE.W,#0CCCC
RESET:
            LD
            LD
             LD
START:
            JSR
                         INIT
            LD
                         B, #WRBUFF
                                                                                                                                TL/DD/10080-20
```

```
START0: LD CLR XS
                      K,#WRBUFF+8
                                            ;CLEAR 9 BYTES
                      A
A,[B+].W
           JP
LD
                      START0
                      RDBUFF.B,#0
                                           ;SET READADDRESS TO 0
                      WPORT.B,#0FF
X,#INIPO1
RWI2C
           LD
                                           ;INITIALISE PORT1 AS INPUT
           LD
           JSR
JSR
                      WAIT
                      WPORT.B, #0FF
                                           ;PUT ALL LED'S OFF
           LD
                      X,#WRPO0
RWI2C
START1: LD
           JSR
           JSR
                                           ;WRITE TO RAM
;START TRANSMISSION
           LD
                      X,#WRRAMO
           JSR
JSR
                      RWI2C
WAIT
                      X,#RDRAM0
                                            ; READ RAMO
           LD
            JSR
            JSR
                      WAIT
                      WRBUFF.B,#8
RDBUFF.B,#8
WRBUFF.B,#0
WPORT.B
            ADD
                                            ;WRITE/READ NEXT 8 BYTES RAM
           ADD
                                           ; IF WRAP
; DECREMENT LED VALUE
; ONLY DECREMENT
           IFEQ
DECSZ
            NOP
                      X,#RDPO1
RWI2C
WAIT
            LD
                                            ; READ INPUT
            JSR
            JSR
                                           ; IF BIT SET FREE-RUN-LED
            IFBIT
                      7, RPORT
                      WPORT.B, RPORT.B ; ELSE COPY INPUT TO OUTPUT
            LD
                      START1
            ,TP
                                           ;SAVE X-REG
;INITIALIZE WAITLOOP
 WAIT:
            PUSH
                      X
X,#010
            LD
            IFC
                      DUMMY.B
            TNC
WAIT1:
            IFBIT
                       7,STATUS.B
                                            ; WAIT UNTIL READY
                      WAIT1
           DECSZ
 WATT2:
           JP
POP
                       WAIT2
                                            ; RESTORE X-REG
                      Х
            RET
                                                    ;INITIALIZE PORT1 AS INPUT
;READ 1 BYTE FROM PORT1
;WRITE 1 BYTE TO PORT0
;WRITE 8 BYTES TO RAM
                      0242, WPORT, 0
0243, RPORT, 0
0240, WPORT, 0
 INIPO1: .DW
RDPO1: .DW
WRPO0: .DW
WRPO0: .DW WRRAM0: .DW
                       OAAO, WRBUFF, O
                                                                                                                 TL/DD/10080-21
RDRAM0: .DW
                     02A0, WRBUFF, 0AA1, RDBUFF+1, 0
                                                             ;READ 10 BYTES
           .IPT 5,TIMIRQ .END RESET
                                         ;SET TIMER IRQ ENTRY
                                                                                                              TL/DD/10080-22
```

```
;***** INCLUDE FILE HPC16083.MAP ******
;***** HPC-REGISTER DEFINITIONS ******
             PSW
                           = 000
                                                ; PROCESSOR STATUS REGISTER
             SP
PC
                          = 0C4
= 0C6
                                                ;STACK POINTER
;PROGRAM COUNTER
                                                ; ACCUMULATOR
; K REGISTER
                             0C8
             A
K
                           = 0CA
                              0CC
                                                ;B REGISTER
             x
                           = 0CE
                                                ;X REGISTER
                                                ;X REGISTER
;PORTA DATA / OUTPUT BUFFER
;PORTA DIRECTION / INPUT BUFFER
;PORTB DATA REGISTER
;PORTB DIRECTION REGISTER
;PORTB ALTERNATE FUNCTION REG
             PORTA
                              0E0
             DTRA
                           = 0 F 0
             PORTB
                              0E2
              DIRB
                           = 0F2
= 0F4
             BFUN
                                                ;PORTI DATA REGISTER
;PORTD DATA REGISTER
;PORTP REGISTER
              PORTI
                              0D8
              PORTD
                              0104
              PORTP
                           = 0152
                                                ;FURIT REGISTER;
;INTERRUPT ENABLE REGISTER
;INTERRUPT AND CAPTURE CONDITION REG
;INTERRUPT PENDING REGISTER
;HALT ENABLE CONTROL CIRCUIT
                              0D0
0D4
              ENIR
              IRCD
              IRPD
                              0D2
              HUTEN
                              0DC
                                                ;DIVIDE BY REGISTER
;PULSE WIDTH MODE REGISTER
;TIMER MODE REGISTER
              DIVBY
                              018E
              PWMODE
                              0150
              TMMODE
                              0190
                              0184
0182
                                                ;12 CAPTURE REGISTER / R1
;13 CAPTURE REGISTER / T1
              T2CR
              I3CR
                                                ;14 CAPTURE REGISTER
;EI CAPTURE REGISTER
              I4CR
                              0180
              EICR
                              015E
              EICON
                              015C
                                                      CONFIGURATION REGISTER
              TOCON
T2
                           =
                              0192
                                                 :TO CAPTURE CONFIGURATION REG
                              0188
                                                 ;TIMER2
                              0186
018C
                                                 :TIMER2 MODULUS REGISTER
              R2
              Т3
                                                 ;TIMER3
              R3
T4
R4
                           = 018A
= 0140
                                                 ;TIMER3 MODULUS REGISTER
                                                 ;TIMER4
                              0142
                                                 ;TIMER4 MODULUS REGISTER
                           = 0144
= 0146
              T5
R5
                                                 :TIMER5
                                                 ;TIMER5 MODULUS REGISTER
              T6
R6
                              0148
014A
                                                ;TIMER6
;TIMER6 MODULUS REGISTER
              T7
R7
                              014C
                                                 ;TIMER7
                                                 ;TIMER7 MODULUS REGISTER
                              014E
                                                ;TIMER/ MODULUS REGISTER
;WATCHDOG REGISTER
;SERIAL INPUT OUTPUT SHIFT REG
;UART CONTROL AND STATUS REGISTER
;UART INTERRUPT AND CLOCK SOURCE REG
              WD
                              0194
              SIO
ENU
                              0D6
0120
              ENUT
                              0122
                                                 ;UART RECEIVE BUFFER
                              0124
              RBUF
                                                 ;UART TRANSMIT BUFFER ;UART RECEIVE CONTROL AND STATUS REG
              TBUF
                           = 0126
                              0128
              ENUR
              UPIC
                              0E6
                                                 ;UPI CONTROL REGISTER
                                                                                                                                      TL/DD/10080-23
```

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

LIFE SUPPORT POLICY

National Semiconductor

Europe Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: cnjwgo@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 78 38 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408