N-551

The HPC as a Front-End Processor

ABSTRACT

This application note covers the use of the National Semi-conductor HPC46083 High-Performance microController as a front-end processor to collect and block data from RS-232 (serial) and Centronics (parallel) ports for a Host CPU (a typical application being an intelligent graphics-oriented printer). This application note builds on Application Note AN-550 (UPI Port); the result being a program that implements a versatile front-end processor for a National NS32CG16 CPU.

1.0 INTRODUCTION

In Application Note AN-550, "A Software Driver for the HPC Universal Peripheral Interface Port", we saw how a National Semiconductor HPC46083 microcontroller can be connected and programmed to perform intelligent peripheral functions for a host CPU; our example being an application connecting an NS32CG16 CPU through the HPC to a typical front panel.

In this application note, we will expand on the hardware and the driver software presented there in order to implement a very useful function for a high-performance microcontroller: that of a front-end processor for data collection. To demonstrate a real-world application for this kind of function, we implement here an intelligent interface to a Centronics-style parallel input port and an RS-232 serial port, typical of a graphics-oriented printer.

2.0 THE FRONT-END PROCESSOR FUNCTION

As systems start to support higher data rates, one of the ever-present challenges is to minimize the interrupt processing load on the CPU, which can become intolerable if the CPU must process each character received in a separate interrupt. Since the character transfer task is typically so simple (reading a character from an input port and placing it into a memory buffer), it is often the case that the unavoidable context switch time associated with the interrupt outweighs the time spent processing the input character. In addition, the communication task may not be the CPU's highest priority: for example, in band-style laser printers the CPU must keep up with the paper movement; it can neither rerun an image nor stop the paper. The communication rate therefore suffers; even printers running from a Centronics-style parallel port are typically unable to accept data faster than 4k characters per second.

The traditional technique for overcoming this obstacle is to implement Direct Memory Access (DMA) for the communication ports. This is, however, quite a large investment in hardware, requiring an external DMA controller chip and more sophisticated bus structures to support it. In other words, it may be acceptable for a computer system, but it is overly expensive for an embedded controller application. Also, the response time required of the CPU can still be stringent, especially in implementing flow control to pace the character rate from the external system presenting the

The HPC46083 microcontroller, however, allows a much more cost-effective approach to the problem. As a peripheral, it interfaces to the CPU much as any peripheral controller

MICROWIRE/PLUS™ is a trademark of National Semiconductor Corporation.

National Semiconductor Application Note 551 Brian Marley April 1992



would. In the application documented here, it buffers up to 128 characters before interrupting the CPU, thus dropping the CPU intuit interrupt processing frequency by over two orders of magnitude, while allowing a character input rate of over 20 kb/sec.

2.1 Data Transfer Technique

The benefit provided by a front-end processor is derived from the efficiency it adds to the process of getting data into the CPU's data buffer; that is, how much of the CPU's processing time gets dedicated to this task.

The efficiency is provided by two means:

- Reduction of interrupt overhead. By interrupting the CPU only once every 100 characters, the overhead per character becomes virtually negligible.
- 2. Elimination of error testing overhead. If the CPU were communicating with a UART directly, it would have to poll for error conditions on each character. In our implementation, there are two interrupt vectors for data transfer: one for good data (which transfers a block of data), and one for bad data (which transfers one character and its error flags). The good data interrupt routine, then, which is invoked almost exclusively, contains a very simple inner loop. After reading the character count from the HPC, all that the CPU needs to do is:
- Move a character from the HPC's OBUF register to the current destination address. No time is wasted polling the HPC status; the hardware synchronization technique described in Application Note AN-550 handles this.
- Increment the destination address. (Checking against buffer limits could be done here, but is more efficiently handled outside the inner loop).
- Decrement the character count and test it; loop if non-zero.

The HPC firmware also supports this technique by guaranteeing that the reporting of character errors (and BREAK conditions) is synchronized with good data, so that the CPU can tell exactly where in the data stream the error occurred.

2.2 Logic Replacement

Front-end processing tasks by no means use up the HPC's capabilities in a system. In our application, the HPC also serves as the CPU's only interrupt controller, allowing a large number of vectors with no additional hardware. It performs additional control tasks such as dynamic RAM refresh request timing, front panel control and real-time clock functions given in Application Note AN-550 with inexpensive interfacing. In a single 4 kbyte program developed in our group, we were also able to add an interface to an inexpensive serial EEPROM device (connected directly to the MICROWIRE/PLUSTM port of the HPC) and to a laser-printer engine for non-imaging control functions, and we also implemented a higher-resolution event timing feature. (These are topics for future application notes, however, and are not dealt with here.)

To summarize, then, the HPC not only can provide front-end processing functions, but can pay for itself by replacing other logic in the system.

3.0 HARDWARE

The following sections refer to the schematic pages included. We will discuss here only the portions involving the Centronics Parallel and RS-232 Serial ports. See Application Note AN-550 for details of the other connections shown (the UPI port and front-panel functions).

3.1 The Centronics Parallel Port

The Centronics port was implemented on the connector designated J5. Most of the interface is diagrammed on Sheet 4 of the schematic.

3.1.1 Control Inputs

Pin 1 of the J5 connector receives the Data Strobe (STROBE) input, which signals the presence of valid data from the external system. On Sheet 4, in area C5, this signal appears from the connector. It is filtered using a Schmitt trigger (a spare 1488 RS-232 receiver chip), and is then presented to the HPC (Sheet 3) as interrupt signal I4.

Pin 31 is the Input Prime signal (PRIME), which is asserted low by the external system in order to reset the interface. It appears on Sheet 4 in area D5, and is filtered in a similar manner. It is then gated with the signal ENPRIME from the Centronics Control Latch, and the resulting signal is presented to the HPC on pin *EXUI, which is the External UART Interrupt input. The gating is used to prevent confusion between UART and PRIME interrupts: while the Centronics port is selected, only PRIME causes interrupts, and while the RS-232 port is selected, this gating keeps PRIME interrupts from being asserted.

3.1.2 Data Inputs

Eight data bits, from J5 pins 2 through 9, appear in areas B8 and C8 of Sheet 4. They are latched into a 74LS374 latch on the leading edge of the \$\overline{STROBE}\$ signal (note the inversion through the Schmitt receiver on \$\overline{STROBE}\$). The latch is enabled to present data to the HPC's Port D pins by the signal \$\overline{ENCDATA}\$, which comes from HPC pin B12. Note that Port D is also used for inputting pushbutton switch data from a front panel.

3.1.3 Control Outputs

The Centronics control and handshake signals are presented by loading the Centronics Control Latch (Sheet 4, area B4) from the HPC's pins A8 through A15 (Port A Upper) using as a strobe the signal CCTLCLK from HPC pin P2.

Pin 10 of connector J5 is the Centronics Acknowledge (\overline{CACK}) pulse, which is used to signal the external system that the HPC is ready for the next byte of data. This is one of the two handshake signals used to pace data flow. It is initialized high by the HPC, and is pulsed low when required.

Pin 11 is the Centronics Busy (CBUSY) signal, which is generated by the flip-flop on Sheet 4, area C3. It is set directly by a $\overline{\text{STROBE}}$ pulse, and is also loaded from the Centronics Control Latch whenever the HPC finishes reading a byte of data (rising edge of $\overline{\text{ENCDATA}}$). This will clear CBUSY under normal conditions, allowing the external system to send another byte of data.

Five additional signals, whose functions vary significantly from printer to printer, are presented on connector J5 from the Centronics Control Latch. These are:

Pin 13, which generally indicates that the printer is selected.

Pin 12, which indicates that the printer needs attention (for example, that it is out of paper).

Pin 32, which indicates a more permanent or unusual problem (lamp check or paper jam).

Pins 33 and 35, which vary more widely in use.

These five pins are manipulated by commands from the CPU; the HPC simply presents them as commanded.

3.1.4 Other Signals

Pin 18 of the Centronics port connector receives a permanent +5V signal (area B2 of Sheet 4), and a set of other pins (middle of Sheet 2) are connected permanently to ground.

3.2 The RS-232 Serial Port

The serial port (on connector J6) makes use of the HPC's on-chip UART and baud rate generator; very little off-chip hardware is required. The entire RS-232 circuit appears on Sheet 3 of the schematic.

This port is implemented in a way typical of printers, and so there are no sophisticated handshaking connections. The interface looks like an RS-232 DTE device: Connector J6 pin 2 is transmitted data (out) and pin 3 is received data (in).

The RS-232 data input appears in area B8 of Sheet 3, as signal RXD. After the RS-232 receiver, it is presented on the HPC's UART input pin (I6). Note that this pin can be monitored directly as a port bit; this enables the HPC to check periodically for the end of a BREAK condition without being subjected to a constant stream of interrupts for null characters.


The Data Set Ready signal (DSR) is received from pin 6 of J6, and presented on HPC pin I7, where it can be monitored by the HPC firmware.


The Request to Send signal (RTS) is a constant high level placed on J6 pin $4. \,$


Transmitted data (TXD) is presented from the HPC's UART output pin (B0), through a buffering gate, to an RS-232 driver, and then out on J6 pin 3. The buffering gate would be unnecessary if the CMOS 14C88 driver were being used, but the gate was a spare and allowed cost savings using the less expensive TTL 1488 chip.


Data Terminal Ready (DTR) is simply presented from a programmable port pin of the HPC (pin B1). It is buffered through a spare inverter, and then presented to RS-232 connector J6 pin 20 through an RS-232 driver. As with the UART output, the buffering would be unnecessary with the 14C88 type of RS-232 driver; however, note that the HPC firmware would have to be modified slightly due to the resulting polarity difference on the pin.

J6 pins 1 (Frame Ground) and 7 (Signal Ground) are, of course, grounded, as shown in this sheet also.









4.0 PROTOCOL

The command and interrupt protocol is a superset of that implemented for Application Note AN-550. The two commands SELECT-CENT and SELECT-UART are added to select and initialize each of the communication ports (Centronics or RS-232). The CPU can exercise control over data buffering by the commands FLUSH-BUF, CPU-BUSY, CPU-NOT-BUSY and SET-IFC-BUSY. It can set Centronics port error flags and status using SET-CENT-STS, and it can test for RS-232 status using the TEST-UART command. The HPC also allows the CPU to send characters out on the RS-232 port using the SEND-UART command.

New interrupts presented by the HPC are !DATA, which transfers up to 128 bytes of buffered data to the CPU, !PRIME and !UART-STATUS, which inform the CPU of port status changes, and !DATA-ERR, which reports in detail any error ocurring in characters received. The interrupt !ACK-UART is presented to the CPU to acknowledge that the SEND-UART command has been completed.

Note that the command codes for the front panel functions have been changed. Their formats, however, have not changed, nor have their functions, except that the INITIAL-IZE command now performs a disconnection function on the RS-232 and Centronics ports.

4.1 Commands

The first byte (command code) is sent to address FFFC00, and any argument bytes are then written to address FFFE00. The CPU may poll the UPIC register at address FD0000 to determine when the HPC can receive the next byte, or it can simply attempt to write, in which case it will be held in Wait states until the HPC can receive it. Except where noted, the CPU may send commands continuously without waiting for acknowledgement interrupts from previous commands.

00 INITIALIZE

This command has two functions. The first INITIALIZE command after a hardware reset (or RESET-HPC command) enables the !RTC and !BUTTON-DATA interrupts. Both data communcation ports are set to their "Busy" states until a "SELECT" command is sent. The INITIALIZE command may be re-issued by the CPU to de-select both communication ports, and to either start or stop the !RTC interrupts. There is one argument:

RTC-Interval: One-byte value. If zero, !RTC interrupts are disabled. Otherwise, the !RTC interrupts occur at the interval specified (in units of 10 ms per count).

01 SELECT-CENT

Select the Centronics port and set it ready, using the timing sequence specified by the supplied ACK-Mode argument. Data from the port is enabled, and the !PRIME interrupt is also enabled. Arguments:

ACK-Mode: one byte in the format:

x	x	х	х	х	L	Timing
---	---	---	---	---	---	--------

where the Timing field is encoded as:

- $00 = \frac{\text{BUSY}}{\text{ACK}} \text{ falling edge occurs after}$
- 01 = BUSY falling edge occurs during ACK pulse.
- 10 = BUSY falling edge occurs before \overline{ACK} pulse.

and the L bit, when set, requests Line Mode. It suppresses the removal of BUSY and the occurrence of the \overline{ACK} pulse when the buffer is passed to the CPU. To fully implement Line Mode, this mode should be used with Pass-Count = 1 and Stop-Count = 1, and the CPU must use the SET-CENT-STS command to acknowledge each character itself.

Pass-Count: Number of characters in buffer before the HPC passes them automatically to CPU. One byte.

Stop-Count: Number of characters in buffer before HPC tells the external system to stop. One byte.

Note that the buffer is a maximum of 128 bytes in length, in this implementation.

Requires INITIALIZE command first.

Select Serial port and set it ready, according to supplied arguments. Requires INITIALIZE command first. Arguments are:

Baud: Baud rate selection. One Byte containing.

0 = 300 baud

02 SELECT-UART

1 = 600 baud

2 = 1200 baud

3 = 2400 baud

4 = 4800 baud

5 = 9600 baud

6 = 19200 baud

7 = 38400 baud

8 = 76800 baud

Frame: One byte, selecting character length, parity and number of stop bits.

Value	Data Bits	Parity	Stop Bits
0	8	Odd	1
1	8	Even	1
2	8	None	1
3	8	None	2
4	7	Odd	1
5	7	Even	1
6	7	Odd	2
7	7	Even	2

0 0 0	Flow: One byte, bit-encoded for handshaking and flow control modes: 0 XON DTR DSR		sending characters. This status is removed only by performing a SELECT command. Requires INITIALIZE command and SELECT command first.
7 6 5	4 3 2 1 0 DSR: 1 = the HPC disables the UART receiver while the DSR input is inactive.	08 SET-CENT-STS	"Set Centronics Port Status". Loads Centronics latch from the supplied argument byte. Argument is eight bits, which must be encoded as fol- lows:
	DTR: Polarity of DTR output, and whether it is used as a flow-control handshake.	ENPRIME CX2 FAU	T CALL SELECT BUSY CX1 ACK
	00 = Permanently low (negative voltage).		The ACK bit should always be a "1". The CPU must use the BUSY bit to generate an ACK pulse: if the BUSY
	01 = Permanently high (positive voltage).		bit is zero, the \overline{ACK} signal will be automatically pulsed low, then high, (re-
	10 = Handshaking: low means ready. 11 = Handshaking: high means		gardless of the previous states of BUSY and \overline{ACK}).
	ready.		Requires INITIALIZE command and SELECT-CENT command first.
	XON: 1 = the HPC performs XON/XOFF flow control. Pass-Count: Number of characters in buffer before the HPC passes them automatically to CPU. One byte.	09 SET-CONTRAST	The single argument is a 3-bit number specifying a contrast level for the LCD panel (0 is least contrast, 7 is highest contrast). There is no response interrupt. Does not require INITIALIZE command first.
	Stop-Count: Number of characters in buffer before HPC tells the exter-	0A SEND-LCD	This writes a string of up to 8 bytes to the LCD panel. Arguments are:
	nal system to stop. One byte. Note that the buffer is a maximum of 128 bytes in length, in this implementation. Requires INITIALIZE command first.		flags: A single byte, containing the RS bit associated with each byte of data. The first byte's RS value is in the least-significant bit of the FLAGS byte.
03 (reserved)	·		#bytes: The number of bytes to be written to the LCD display.
04 FLUSH-BUF	No arguments. Flush HPC data com- munication buffer to CPU. Any data in the buffer is immediately sent to		byte[1]-byte[#bytes]: The data bytes themselves.
	the CPU (using the !DATA interrupt). This command triggers the !DATA interrupt only if the buffer contains at least one byte. Requires INITIALIZE		The HPC determines the proper delay timing required for command bytes (RS = 0) from their encodings. This is either 4.9 ms or 120 μ s.
05 CPU-BUSY	command and SELECT command first. No arguments. Indicates that the CPU cannot accept any more data (the CPU's data buffer is full). This suppresses the !DATA and !DATA-		The response from the HPC is the !ACK-SEND-LCD interrupt, and this command must not be repeated until the interrupt is received. This command does not require an INITIAL-IZE command first.
	ERR interrupts. Requires INITIALIZE command and SELECT command first.	0B SEND-LED	The singe argument is a byte containing a "1" in each position for which an LED should be lit.
06 CPU-NOT-BUSY	ous CPU-BUSY command, and indi- cates that the CPU can now accept		There is no response interrupt, and this command does not require the INITIALIZE command first.
07.057.50.50.50	more data from the HPC. Requires INITIALIZE command and SELECT command first.	OC BEEP	No arguments. This beeps the panel for approximately one second. No response interrupt. If a new BEEP
07 SET-IFC-BUSY	"Set Interface Busy". No arguments. Commands the HPC to immediately signal the external system to stop		command is issued during the beep, no error occurs (the buzzer tone is extended to one second beyond the most recent command). Does not require INITIALIZE command first.

0D SEND-UART The single one-byte argument is sent

on the UART port. An acknowledgement interrupt !ACK-UART occurs on completion. This command must not be repeated until the interrupt is received. Requires INITIALIZE and

SELECT-UART commands first.

0E TEST-UART Triggers a !UART-STATUS interrupt. This command must not be repeated

> until the interrupt is received. No arguments. Requires INITIALIZE and

SELECT-UART commands first. A5 RESET-HPC Resets the HPC if it is written to ad-

dress FFFC00. It may be written at any time that the UPI port is ready for input; it will automatically cancel any

partially-entered command. The CPU's Maskable Interrupt must be disabled before issuing this com-

After issuing this command, the CPU should first poll the UPIC register at address FD0000 to see that the HPC has input the command (the leastsignificant bit [Write Ready] is zero). It must then wait for at least 25 μ s, then read a byte from address FFFE00. The HPC now begins its internal re-initialization. The CPU must wait for at least 80 μs to allow the HPC to re-initialize the UPI port. Since part of the RESET procedure causes Ports A and B to float briefly (this includes the CPU's Maskable Interrupt input pin), the CPU should keep its maskable interrupt disabled during this time. It also must not enter a command byte during this time

because the byte may be lost.

4.2 Interrupts

The HPC interrupts the CPU, and provides the following values as the interrupt vectors for the CPU hardware. The CPU then reads data from the HPC at address FFFE00. All data provided by the HPC must be read by the CPU before returning from the interrupt service routine, otherwise the HPC would either hang or generate a false interrupt. The CPU may poll the UPIC register at address FD0000 to determine when each data byte is ready, or it may simply attempt to read from address FFFE00, and it will be held in Wait states until the data is provided by the HPC.

Note: All CPU interrupt service routines, including the NMI interrupt routines, must return using the "RETT 0" instruction. Do NOT use Vector

00-0F (none) (Reserved for CPU internal traps

and the NMI interrupt.) 10 !DATA

Buffer data is being transferred to CPU. This will happen either automatically, at a point defined by the most recent SELECT command, as the result of FLUSH-BUF command. It is followed by a one-byte Length (number of characters: current HPC firmware has a range of 1-128), then that number of characters. Enabled by SELECT command after at least one INITIALIZE com-

11 !RTC Real-Time Clock Interrupt. No data returned. Enabled by INI-TIALIZE command if interval value

supplied is non-zero.

Note: This version of HPC firmware issues a non-fatal !DIAG interrupt if the CPU fails to service each IRTC interrupt before the next one becomes

pending.

12 (reserved)

13 !PRIME Centronics INPUT PRIME signal

has become active. No data returned. Enabled by SELECT-CENT command after at least one

INITIALIZE command.

14 (reserved)

15 (reserved)

16 (reserved)

17 !ACK-SEND-LCD This is the response to the SEND-

> LCD command, to acknowledge that data has all been written to Panel LCD display. No other data is provided with this interrupt. Always enabled, but occurs only in response to a SEND-LCD com-

mand.

18 !BUTTON-DATA

Pushbutton status has changed: one or more buttons have been either pressed or released. The new status of the switches is reported in a data byte, encoded as fol-

lows:

Any pushbutton that is depressed is presented as a "1". All other bit positions, including unused positions, are zeroes. The pushbuttons are debounced before being reported to the CPU. This interrupt is enabled by the first INITIALIZE command after a reset.

19 !UART-STATUS

UART status has changed. This interrupt occurs only while the UART is selected. A data byte shows the UART's new state:

Condition

0 (LSB) New state of DSR signal. This causes an interrupt only if DSR monitoring was requested in the last SELECT-UART command. The UART receiver is automatically enabled and disabled by the HPC, so no CPU action is required on receiving this interrupt. If a SELECT-UART command is entered, requesting DSR monitoring, and DSR is inactive, a !UART-STATUS interrupt occurs immediately.

This bit is set if a UART 1 BREAK has just ended.

2-7 (unused)

Note 1: If the CPU has issued a CPU-NOT-READY command, this BREAK interrupt may be seen before the !DATA-ERR interrupt that announces the start of the BREAK (and its position in the data stream).

Note 2: The DSR and UART input (BREAK) signals are sampled every 10 ms

1A !DATA-ERR

An error has been encountered in data coming from the currently-selected communication port. It is enabled by the first SELECT command after the first INITIALIZE command. Two data bytes are re-

errchr: One byte containing the character on which the error was seen (this character is NOT placed in the data buffer).

errfgs: Error flags, detailing the error seen: **Error Seen**

Bit

0 (LSB)	(unassigned)			
1	(unassigned)			
2	UART BREAK condition detected. This may be preceded by one or two framing errors.			
3	Error Overflow: More errors occurred than HPC could report (the HPC has no FIFO for error reporting).			
4	Buffer Overflow: Flow			

control failed to stop the external system, and the buffer overflowed.

5 Parity Error: Serial Port only.

Framing Error: Serial 6 Port only.

7 (MSB) Data Overrun: Serial Port only.

If bit 2, 3 or 4 is set, the communication port has been automatically shut down by the HPC. The CPU must issue a new SELECT command to re-enable the port.

When a character is received with an error, all characters appearing before it in the buffer are automatically flushed before this interrupt occurs. This is done to preserve the error character's position in the data stream. If the CPU decides to ignore the presence of an error, the character may be simply appended by the CPU to the data already in its data buffer. Please note: If the CPU has issued a CPU-NOT-READY command, the flush cannot occur, and this interrupt will not be issued until the flush has occurred.

1B !ACK-UART

A CPU character has been sent on the UART, and the UART is ready for another. No data is returned with this interrupt. It is always enabled, but occurs only in response to the SEND-UART command.

1C (reserved)

1D !DIAG

Diagnostic Interrupt. This interrupt is used to report failure conditions and CPU command errors. There are five data bytes passed by this interrupt:

Severity Error Code

Data in Error (passed, but contents not defined)

Current Command (passed, but contents not defined)

Command Status (passed, but contents not defined)

The Severity byte contains one bit for each severity level, as follows:


X X X F	X X	С	N
---------	-----	---	---

N (Note): least severe. The CPU missed an event; currently only the !RTC interrupt will cause this.

C (Command): medium severity. Not currently implemented. Any command error is now treated as a FATAL error (below).

F (Fatal): highest severity. The HPC has recognized a non-recoverable error. It must be reset before the CPU may re-enable its Maskable Interrupt. In this case, the remaining data bytes may be read by the CPU, but they will all contain the value 1D (hexadecimal). The CPU must issue a RE-SET command, or wait for a hardware reset. See below for the procedure for FATAL error recovery.

The Error Code byte contains, for non-FATAL errors, a more specific indication of the error condition:



RTC = Real-Time Clock overrun: CPU did not acknowledge the RTC interrupt before two had occurred.

The other bits are reserved for details of Command errors, and are not implemented at this time.

The remaining 3 bytes are not yet defined, but are intended to provide details of the HPC's status when an illegal command is received.

Note: Except in the FATAL case, all 5 bytes provided by the HPC *must* be read by the CPU, regardless of the specific cause of the error.

Fatal Error Recovery:

When the HPC signals a !DIAG error with FATAL severity, the CPU may use the following procedure to recover:

- 1. Write the RESET command (A5 hex) to the HPC at address FFFC00.
- By inspecting the UPIC register at address FD0000, wait for the HPC to read the command (the WRRDY bit will go low).
- 3. Wait an additional 25 μ s.

- 4. Read from address FFFE00. This will clear the OBUF register and reset the Read Ready status of the UPI port. The HPC will guarantee that a byte of data is present; it is not necessary to poll the UPIC register. This step is necessary because only a hardware reset will clear the Read Ready indication otherwise (HPC firmware cannot clear it).
- 5. Wait at least 80 μ s. This gives the HPC enough time to re-initialize the UPI port.
- 6. After Step 5 has been completed, the CPU may re-enable the Maskable Interrupt and start issuing commands. Since the HPC is still performing initialization, however, the first command may sit in the UPI IBUF register or a few milliseconds before the HPC starts to process it.

5.0 SOURCE LISTINGS AND COMMENTARY

5.1 HPC Firmware Guide

This section is intended to provide help in following the flow of the HPC firmware. Discussion of features already documented in Application Note AN-550 are abbreviated here; see that application note for details.

The firmware for the HPC is almost completely interruptdriven. The main program's role is to poll mailboxes that are maintained by the interrupt service routines, and to send an interrupt to the CPU whenever a HPC interrupt routine requests one in its mailbox.

On reset, the HPC firmware begins at the label "start". However, the first routine appearing in ROM is the Fatal Error routine. This is done for ease of breakpointing, to keep this routine at a constant address as changes are made elsewhere in the firmware.

5.1.1 Fatal Error Routine

At the beginning of the ROM is a routine (label "hangup") that is called when a fatal error is detected by the HPC. This routine is identical to that documented in Application Note AN-550.

5.1.2 Initialization

At label "start", entered on a Reset signal or by the RESET-HPC command from the CPU, the HPC begins its internal initialization. It loads the PSW register (to select 1 Wait state), and then (at label "srfsh"), it starts the Refresh clock pulses running for the dynamic RAM by initializing Timer T4 and starting it.

At "supi", the UPI port is initialized for transfers between the HPC and the CPU.

At label "sram", all RAM within the HPC is initialized to zero.

At "sskint", the stack pointer is initialized to point to the upper bank of on-chip RAM (at address 01C0). The address of the fatal error routine "hangup" is then pushed, so that it will be called if the stack underflows.

At "tminit", the timers T1-T3 are stopped and any interrupts pending from timers T0-T3 are cleared. This step arbitrarily initializes the UART baud rate to 9600, but this selection has no effect.

At "scent", the Centronics port is initialized and set up to appear busy to the external system.

At "suart", the HPC UART is initialized for serial data from the external system. The RS-232 DTR signal is arbitrarily set low, which generally means that the printer is not ready. The state of DTR is not actually valid until the first SELECT-UART command is received, which selects the handshaking

At "sled", the LED control signals are initialized, and all LED indicators are turned off.

At "stmrs", all timers are loaded with their initial values, and timers T5–T7 are stopped and any interrupts pending from them are cleared.

At "slcd", the LCD display is initialized to a default contrast level of 5, then commands are sent to initialize it to 8-bit, 2-line mode, with the cursor visible and moving to the right by default. This section calls a subroutine "wrpnl" for each character; the subroutine simply writes the character in the accumulator out to the LCD display and waits for approximately 10 ms.

The program then continues to label "minit", which initializes the variables in the HPC's on-chip RAM to their proper contents

At label "runsys", the necessary interrupts are enabled (from the timers, and from pin I3, which is the UPI port interrupt from the CPU), and the program exits to the Main Program at label "mainlp". Interrupts from the Centronics and UART ports are not enabled until the appropriate SELECT command is received.

5.1.3 Main Program (UPI Port Output to CPU)

The Main Program is the portion of the HPC firmware that runs with interrupts enabled. It consists of a scanning loop at label "mainlp" and a set of subroutines (explained below). It is responsible for interrupting the CPU and passing data to it; the HPC is allowed to write data to the CPU only after interrupting it. Unlike the simpler UPI/Front Panel interface described in Application Note AN-550, this main loop scans two separate variables in on-chip RAM that are set up by interrupt service routines: a word called "alert", and a byte called "bstat" (for "Buffer Status"). Both variables are used to determine whether any conditions exist that should cause an interrupt to the CPU.

The "alert" word contains one bit for each interrupt that the HPC can generate. If a bit is set (by an interrupt service routine), the Main Program jumps to an appropriate subroutine to notify the CPU. The subroutine checks whether the UPI interface's OBUF register is empty, and if not, it waits (by calling the subroutine "rdwait"). It then writes the vector number to the OBUF register. This has the effect of interrupting the CPU (because the pin $\overline{\text{URDRDY}}$ goes low), and the CPU hardware reads the vector from the OBUF register.

If there is more information to give to the CPU, the HPC places it, one byte at a time, into the OBUF register, waiting each time for OBUF to be emptied by the CPU. This technique assumes that the CPU remains in the interrupt service routine until all data has been transferred: if the CPU were to return from interrupt service too early, the next byte of data given to it would cause another interrupt, with an incorrect vector.

(Note, however, that the CPU may be interrupted with a Non-Maskable interrupt from a separate source. This simply inserts a pause into the process of reading data from the HPC. Since the HPC is running its main program at this point, with interrupts still enabled, it will not lose data from its communication port under these circumstances.)

The "bstat" byte represents a special case involving the interrupt !DATA to the CPU. This byte shows the main program whether the data communication buffer (which holds data from the external system) is full enough to send its contents to the CPU. If so, the main program calls the subroutine "snddta", which interrupts the CPU, then sends one data byte containing the number of characters to be transferred (currently as many as 128 are possible), and then the characters themselves

The CPU may, at any time, demand that the HPC transfer all characters that are within its communication buffer. (This is called a "flush" command, which sets one of the bits of the "alert" word, described above.) The HPC, in response, will empty the buffer to the CPU with a !DATA interrupt, even if only one character is left. If the buffer is completely empty, however, the flush command is ignored.

Subroutines called from the Main Program loop are:

sndrtc: sends a Real-Time Clock interrupt to the CPU. No data is transferred; only the interrupt vector.

sndlak: interrupts the CPU to acknowledge that a string of data (from a SEND-LCD command) has been written to the LCD display. No data is transferred for this interrupt.

sndbtn: interrupts the CPU to inform it that a pushbutton has been pressed or released. A data byte is transferred from variable "swlsnt", which shows the new states of all the pushbuttons.

sndfsh: performs a Flush operation. If there is data, it jumps to the "snddta" routine to send the contents of the buffer to the CPU. If there is no data, however, this subroutine simply returns without generating an interrupt.

snddta: sends data from the communication buffer to the CPU. It may be entered for one of three reasons:

- 1. the communication buffer is full enough that it must be sent automatically to the CPU.
- a Flush command has been received from the CPU. (The bit "aflush" in the ALERT word is set.)
- 3. an error has been detected on a character received from the external system. This causes an internal Flush request, so that all good characters are sent to the CPU before the bad character is reported. This case is also different because it does not flush the entire buffer, but only up to the point of the error. The limit is held in the variable "fshlim".

The subroutine sends a "length" byte (from variable "numout", sampled from "numchr", which is maintained by the communication interrupt routines). This indicates how many characters will be transferred. The subroutine next sends the characters themselves. It then updates the buffer status variables in on-chip RAM, to indicate how many characters were removed.

Depending on other status of the selected communication port, this subroutine may re-enable communication on the port if it was stopped (for example, if the buffer was too full to accept more data until the "snddta" routine emptied it). This is done at label "sdstp".

sndprm: interrupts the CPU because the INPUT PRIME signal on the Centronics parallel port was activated by the external system. No data is transferred by this interrupt.

sndust: interrupts the CPU to report a change in UART status. This interrupt may also be triggered by the CPU using the TEST-UART command.

snderr: interrupts the CPU to inform it that a character with an error was received. The character and a byte containing error flags are transferred to the CPU.

snduak: interrupts the CPU in response to a SEND-UART command, to acknowledge that the requested character has been sent on the UART transmitter, and that it is ready to transmit another character.

sndiag: interrupts the CPU to inform it of a !DIAG interrupt condition, when it is of NOTE severity. (Other !DIAG conditions are handled at label "hangup".)

5.1.4 UPI Port Input from CPU (Interrupt I3)

This interrupt service routine, at label "upiwr", accepts commands from the CPU. Apart from the existence of additional commands, the structure of this routine is identical to that of Application Note AN-550. We document here the labels and functions involved in this larger application.

Command Processing Routines

State 3 = Icinit INITIALIZE 13 interrupt labels: State 1 = fcinit SELECT-CENT 13 interrupt labels: State 1 = fcselc State 3 = Icselc SELECT-UART 13 interrupt labels: State 1 = fcselu State 3 = Icselu FLUSH-BUF 13 interrupt labels: State 1 = fcflsh State 3 = (none)

At label "fcflsh", the "alert" word bit "aflush" is set, which requests that the main program flush the

communication buffer.

CPU-BUSY 13 interrupt labels: State 1 = fccbsy State 3 = (none)

At label "fccbsy", the buffer status byte "bstat" is set to indicate that the CPU is busy and cannot

accept more data from the HPC. This disables the !DATA interrupt.

CPU-NOT-BUSY 13 interrupt labels: State 1 = fccnby State 3 = (none)

At label "focnby", the buffer status byte "bstat" is set to indicate that the CPU is ready to accept more data from the HPC. The !DATA interrupt is re-enabled.

SET-IFC-BUSY 13 interrupt labels: State 1 = fcifby State 3 = (none)

At label "fcifby", the currently selected interface is set busy, in order to present an error indication.

SET-CENT-STS 13 interrupt labels: State 1 = fcscst State 3 = Icscst

> At label "lcscst", the Centronics Port status byte "cps" is loaded from the value supplied by the CPU, and the Centronics port control signals are updated to reflect these new settings. The subroutine "setcen" is used to set up the control signals, and it also pulses the Centronics ACK signal if

appropriate.

SET-CONTRAST 13 interrupt labels: State 1 = fcslcv State 3 = Icslcv

At label "lcslcv" (Set LCD Voltage), the LCD Contrast latch is loaded from the value supplied by the

CPU

SEND-LCD 13 interrupt labels: State 1 = fcslcd State 3 = Icslcd

This command sends a string of up to eight bytes to the LCD display. Application Note AN-550

describes the implementation of this command in detail.

SEND-LED 13 interrupt labels: State 1 = fcsled State 3 = Icsled

At label "lcslcd", the byte provided by the CPU is written to the LED latch.

BEEP 13 interrupt labels: State 1 = fcbeep State 3 = (none)

This command sends a one-second beep tone to a speaker.

SEND-UART 13 interrupt labels: State 1 = fcsndu State 3 = Icsndu

> At label "lcsndu", the single argument (the character to be sent) is placed in variable "uschr", and the bit "schr" is set in variable "ups" (UART Port Status). By doing this, the character has been queued for transmission. The transmission is performed by the subroutine at label "setuar", which is also responsible for performing the XON/XOFF flow control protocol. If a character is already being sent (the transmitter interrupt is enabled), then this is the only action required, since the transmitter interrupt automatically invokes the "setuar" subroutine. However, if the transmitter is idle, this routine

must itself call "setuar" to transmit the character.

The subroutine "setuar" itself calls another subroutine at label "uecsnd", which formats the character to be transmitted into the frame selected by the current UART framing mode. It then sends the character. Note that the UART framing mode applies to output as well as input characters.

TEST-UART 13 interrupt labels: State 1 = fcusts State 3 = (none)

At label "fcusts", the HPC sets the "austat" bit of the ALERT word, requesting the Main Program to

send a !UART-STATUS interrupt to the CPU.

5.1.5 Centronics Commmunication

This task is triggered by each edge of the Centronics port STROBE signal. This signal is detected by the HPC on the 14 interrupt line. On the leading edge of STROBE, the character is input to the data communication buffer. This edge also sets the BUSY signal, by hardware action. On the trailing edge, the BUSY flag is affected by the HPC firmware. If the HPC is ready to receive more characters, the BUSY signal is cleared and the ACK signal is pulsed. If the HPC is not ready to receive more data, it leaves the BUSY signal high, which prevents the external system from sending more characters.

The Centronics port STROBE handler is at label "cenint". It first determines whether a falling or rising edge was detected on the STROBE signal. If the leading (falling) edge was detected, then it jumps to label "cstrbl"; otherwise it jumps to label "cstrbt" to process a trailing edge.

At label "cstrbl", the character is placed in the next available position of the communication buffer, if the buffer is not already full. (If it is already full, then it is processed as an error, as discussed below.) Then some tests are performed:

If the buffer is not full enough to pass data to the CPU, then the routine exits by jumping to label "cenlex", where it prepares to detect the trailing edge of $\overline{\text{STROBE}}.$ Otherwise, it sets the "pass" bit in the variable "bstat", which requests the main program to send data to the CPU, and then it continues.

If the buffer is not full enough to tell the external system to stop sending characters, then the routine exits by jumping to "cenlex". Otherwise, it sets the "stop" bit in variable "bstat", indicating that the external system has been stopped, and it also sets the "cbusy" flag in variable "cps", which will prevent the Centronics BUSY and ACK signals from being changed when the STROBE pulse ends. The routine continues.

If the buffer has become completely full, then the "full" bit in "bstat" is set, indicating that any more characters received will trigger an error. Character processing then continues at label "cenlex".

At "cenlex", the Centronics Control Latch is set (temporarily) to force the BUSY signal high, because it should not become low until the STROBE pulse ends. The I4 pin, which detects the STROBE signal, is then re-programmed to detect the trailing edge (rising edge at the Centronics connector, but falling edge at pin I4 due to an inverting buffer). If the trailing edge already has occurred, then this reprogramming will set another interrupt pending immediately. There is, however, a possibility that the strobe edge could occur simultaneously with the reprogramming, with unknown results. For this reason, the STROBE signal is sampled by the firmware, and if the pulse has already completed, then instead of returning from the interrupt it jumps immediately to interrupt routine "cstrbt", which processes the trailing edge.

The code at label "cstrbt" is entered whenever either a trailing edge interrupt is detected on pin I4 (STROBE), or the leading edge interrupt routine jumps to it. It reprograms the I4 pin to detect a leading edge again, clears the I4 interrupt

(which is automatically cleared only on interrupt service), then jumps to the "setcen" subroutine, which manipulates the BUSY and \overline{ACK} signals appropriately, according to the contents of the "cps" variable and the selected \overline{ACK} timing mode in variable "ackmd".

5.1.5.1 Centronics Error Handling

A buffer overrun error is processed at label "cenerr". This is the only kind of character error that can happen on a Centronics interface, and it would be due to an incorrect connection or a software error.

For internal firmware debugging purposes, the "cps" variable bit "cbusy" is again set to ensure that the Centronics interface will keep the BUSY signal set.

If an error is already waiting to be reported (bit "aerr" of variable "alert" is already set), then this is a "multiple error" condition, and cannot be fully reported. Instead, at label "cenmer", the bit "errovf" in variable "errfgs" is set. This variable is sent to the CPU when the error is reported. Also, the 14 interrupt is disabled, to prevent any further STROBE interrupts until a new SELECT-CENT command is received from the CPU.

If no error is waiting to be reported, then bit "aerr" of variable "alert" is set, requesting the main program to generate an !ERROR interrupt to the CPU. Further data is provided to be passed to the CPU:

variable "errfgs" is initialized to indicate only a buffer overrun error.

variable "errchr" is loaded with the character that was received and could not fit in the buffer.

Because the received character is reported with the error interrupt, and because no data is lost yet, the Centronics port is not disabled by this condition.

5.1.6 UART Communication

UART communication is performed by the UART interrupt routine at label "uarint". After pushing the required registers onto the stack, the routine determines which interface is selected. If it is the Centronics port, the only cause of the interrupt is the INPUT PRIME signal, and the HPC jumps to label "uarprm" (see Background Processing/Monitoring Tasks, below). If the UART port is selected, then it is due to either a receiver or a transmitter interrupt (and the INPUT PRIME is gated so that it cannot be presented).

5.1.6.1 UART Output

At label "uarout", a transmitter interrupt has been received. If the bit "icpu" in variable "ups" is set, this means that the character just transmitted was a character sent by a CPU SEND-UART command, and the CPU is notified by requesting the !ACK-UART interrupt from the Main Program.

The subroutine "setuar" is now called, to determine whether any more characters need to be sent, either for XON/XOFF handshaking or because the CPU has requested the HPC to send another character. If so, another character is sent by "setuar", and the UART transmitter interrupt remains enabled. If not, the "setuar" routine disables the transmitter interrupt.

5.1.6.2 UART Input

At label "uartin", an interrupt has been generated by the UART receiver. This means that a character is available to be placed into the Communication Buffer.

The first action taken by the HPC is to read the receiver status register ENUR (which contains the 9th data bit and the Data Overrun and Framing Error error flags), then it reads the character itself from the RBUF register. The ENUR register is saved temporarily in variable "enrimg" for future processing, but is also held in the Accumulator, which is used here to "accumulate" error flags. The HPC then prepares to check for a parity error.

Parity checking is not a hardware feature of the HPC's UART, so a bit-table lookup is performed using the "X,[B].b" addressing mode of the IFBIT instruction. This addressing mode is similar to NS32000 bit addressing, in that it allows one to address up to 64 kbits (addressed from the contents of the X register) from a base address given in the B register. By placing the character to be checked into the X register, and pointing the B register at a properly constructed table (labels "evntbl" and "oddtbl"), a parity error can be detected in a single IFBIT instruction (see for example label "u8dopr").

After loading the X and B registers, a multi-way branch is performed (iid), which branches to one of 8 labels depending on the character framing mode variable "uframe" (which is loaded by the SELECT-UART command). Each mode handles parity differently: labels "uiod8" and "uiev8" check for odd or even parity, respectively, including 9 character bits (8 data plus 1 parity) to make the test. Labels "uiod7" and "uiev7" include only 8 bits (7 data plus 1 parity). Label "nopar" handles the cases where no parity is included in the character frame. Also within these routines, a decision is made whether a Framing Error seen in the character is also a Break condition: if two consecutive characters are seen with framing errors with all zeroes in their parity and data fields, then the second character is reported as a Break character as well as having a framing error. If, at label "uinpok", no errors have been flagged in the Accumulator, the routine branches to label "uingd" to place the character into the Data Communication Buffer for the CPU. If errors have been discovered, then the character is instead reported to the CPU using the !DATA-ERR at label "uinerc".

The "uingd" portion of this routine is very similar to the portion of the Centronics input routine that places characters into the buffer for the CPU. A different mechanism is used for flow control, of course, to stop the external system if the

At label "uinerc", a check is made to determine whether the CPU has received the last character error reported. If not, this is a "multiple error" condition, handled at label "uinmce". If so, then this is reported as a new error at label "uin1ce". The error character and its error flags are provided to the Main Program in the mailboxes "errchr" and "errfgs", and the bit "aerr" in variable "alert" is set to request that a !DATA-ERR interrupt be sent to the CPU.

On a multiple-error condition, the new error flags are ORed with the old ones, handshaking is used to stop the external

host system from sending more characters, and the UART receiver is automatically disabled. The CPU must issue a new SELECT-UART command to re-enable it.

Another pair of routines report an error if the buffer overflows. This error is reported at label "uin1ef" if no other error report is pending, or at label "uinmef" if this is a multiple error condition. On a multiple error, an attempt is made to stop the external host system from sending characters, and the UART receiver is disabled until the CPU issues a SELECT-UART command. (A single error does not disable the receiver, because no data has been lost yet: the !DATA-ERR interrupt reports the character with the error report.)

5.1.7 Buffer Status Reporting

For internal debugging purposes, four unassigned signals from the LCD Contrast Latch are updated to show the status of the buffer. While the buffer is full enough to pass to the CPU, one bit of the latch (IC 25G, pin 12) is high. While the buffer is full enough that the external system should stop, pin 15 is high. While the CPU is not ready to receive data from the CPU, pin 16 is high. If a buffer overrun condition occurs, and data is lost, or if any fatal error occurs (with a hexadecimal code appearing on the LCD display), then pin 19 goes high. The code that handles these bits is flagged with the word "DEBUG" in the comment field.

5.1.8 Background Processing/Monitoring Tasks

These are tasks that are not triggered directly by CPU commands

Real-Time Clock (T1) Timer T1 is loaded with a constant interval value which is used to interrupt the HPC at 10 ms intervals. When the Timer T1 interrupt occurs (labels "tmrint", "t1poll", "t1int"), and the realtime interrupt is enabled, the variable "rtccnt" is decremented to determine whether a !RTC interrupt should be issued to the CPU. If so, the bit "artc" in the "alert" word is set, requesting the main program to send a !RTC interrupt to the CPU. The main program, at label "sndrtc", interrupts the CPU. No other data is passed to the CPU.

> At label "kbdchk" the panel pushbutton switches are also sampled. This process is described fully in Application Note AN-550.

> At label "dsrchk", the state of the UART DSR flag is checked if the UART is selected and DSR monitoring mode has been requested by the CPU. If it has changed, this routine requests the Main Program to issue a !UART-STATUS

interrupt to the CPU. The UART receiver is also enabled and disabled by the state of this signal if DSR monitoring has been requested. (The CPU does not have to react to the interrupt for normal operation, but might wish to record its occurrence.)

At label "brkchk", if the UART is selected, and a BREAK has been detected, the UART data input pin is polled to determine whether the BREAK condition has ended. If a BREAK has ended, then this routine requests the Main Program to issue a !UART-STATUS interrupt to the CPU.

Centronics INPUT PRIME When the EXUI pin on the HPC is activated, and the Centronics

activated, and the Centronics port is selected rather than the UART, the UART service routine (at label "uarprm") sets bit "aprime" in the "alert" variable, requesting the main program to send a !PRIME interrupt to the CPU. The Centronics port is internally flagged (in the "cps" variable) as being "busy", and the Centronics Control Latch is updated to set the BUSY signal high. The UART interrupt is then disabled until a SELECT-CENT command is received from the CPU. In the main program, the !PRIME interrupt is sent to the CPU at label "sndprm". No other data is sent.

```
5.2 HPC Firmware Listing
        # Centronics Port input / checksum calculation / LCD output.
                Accepts up to 1024 characters on Centronics port,
        #
                accumulates 8-bit checksum, and on receiving Ctrl-D,
                displays checksum on LCD display.
        .qlobl
                start, main
        .qlobl
                dataint, rtcint, primeint
        .qlobl
                lcdint
        .globl
                swint, usttsint, errint, uwrint
        .globl diagint, badint
                hpcctrl,0xfFFC00
                                         # HPC Control/Status I/O location.
        .set
                hpcdata, 0xFFFE00
                                         # HPC Data I/O location.
        .set
                hpcpol1,0xFD0000
                                         # HPC Poll address (UPIC).
        .set
                cr,0xD
        .set
        .set
                lf,0xA
                ctrlD,'D'-0x40
        .set
start:
                                 # Fill interrupt vector locations.
        addr
                badint, vex
                                         # Interrupt NMI.
                                                             (Unimplemented)
                                                             Comm Buffer data.
                                         # Interrupt 0x10.
        addr
                dataint.vex+4
                                                             Real-Time Clock.
        addr
                rtcint, vex+8
                                         # Interrupt 0x11.
        addr
                badint, vex+12
                                         # Interrupt 0x12.
                                                             (Unimplemented)
                                         # Interrupt 0x13.
                                                             Centronics PRIME.
                primeint, vex+16
        addr
        addr
                badint, vex+20
                                         # Interrupt 0x14.
                                                             (Unimplemented)
        addr
                badint, vex+24
                                         # Interrupt 0x15.
                                                             (Unimplemented)
                                                             (Unimplemented)
                                         # Interrupt 0x16.
                badint, vex+28
        addr
                                                             LCD data written.
        addr
                lcdint, vex+32
                                         # Interrupt 0x17.
        addr
                swint, vex+36
                                         # Interrupt 0x18.
                                                             Pushbutton event.
                                         # Interrupt 0x19.
                                                             UART Status change.
                usttsint.vex+40
        addr
        addr
                errint, vex+44
                                         # Interrupt OxlA.
                                                             Error detected.
        addr
                                         # Interrupt 0x1B.
                                                             UART Write ack.
                uvrint, vex+48
                                         # Interrupt 0x1C.
                                                             (Unimplemented)
        addr
                badint.vex+52
        addr
                diagint, vex+56
                                         # Interrupt 0x1D.
                                                             Diagnostic.
        addr
                badint, vex+60
                                         # Interrupt Ox1E.
                                                             (Unimplemented)
        addr
                badint, vex+64
                                         # Interrupt Ox1F.
                                                             (Unimplemented)
                                         # Interrupt 0x20.
        addr
                badint.vex+68
                                                             (Unimplemented)
        addr
                badint, vex+72
                                         # Interrupt 0x21.
                                                             (Unimplemented)
                                 # INITIALIZE command.
        movb
                $0.hpcctrl
        movb
                $100,hpcdata
                                 # RTC value: once per second.
                                 # Turn on two LED's to show we're alive.
                $0x0B, hpcctrl
        movb
                $0x06, hpcdata
        movb
                                 # Select Centronics port.
        movh
                $1,hpcctrl
        dvog
                $1,hpcdata
                                 #
                                         BUSY drops during ACK/ pulse.
                                         Accept 100 characters before passing
        movb
                $100,hpcdata
                                 #
                                         buffer to CPU:
                                 #
        movb
                $120,hpcdata
                                 #
                                         Apply flow control if buffer has 120
                                         characters.
                                                                                     TL/DD/9977-6
```

```
run:
       bispsrw $0x800
                               # Enable interrupts from HPC.
                       # Main program starts here.
main:
       movd
               datoptr,rl
                               # Register R1 contains buffer out pointer.
                             # Wait here for a block to come in.
mwait: cmpd
               datiptr,rl
       bls
               mva1t
                               # Here, process character.
       movb
               0(r1),r0
       cmpb
               r0,$ctrlD
                               # if End of File, go type checksum.
       beq
               typout
       addb
               r0,ckdata
       addqd
               $1,rl
       br
               mvait
                               # Send checksum out on LCDs.
typout:
       bicpsrw $0x800
                               # Disable interrupts.
                               # Clear LCD output acknowledge flag.
       cbitb
               $0,poutflg
               $0xA,hpcctrl
                               # Send-LCD command.
       movb
               $0x6,hpcdata
       movb
       novb
               $3,hpcdata
               $0x1,hpcdata
                               # Clear panel LCD's.
       movb
       movzbd ckdata,r0
                               # Send first hex character.
       lshd
               $-4,r0
       novb
               asctab[r0:b],r0
       movb
               r0,hpcdata
       movzbd ckdata.r0
                               # Send second hex character.
       andb
               $0xf,r0
               asctab[r0:b],r0
       movb
       movb
               r0,hpcdata
       bispsrw $0x800
                               # Re-enable interrupts.
pnlout:
               tbitb
                       $0, poutflg
       bfc
               pnlout
       movab
               0,ckdata
               $databuf,datiptr
       movd
       movd
               datoptr,rl
               mwait # Close loop: infinite.
       br
                       # End of main program.
       ret
               # Data for Main Program.
maindat:
datiptr: .double databuf # Pointer to Data Buffer area.
datoptr: .double databuf # Pointer to Data Buffer area.
                     # UART Output Ready.
poutflg: .byte l
ckdata: .byte 0
                      # Accum. checksum.
asctab:
                .byte '0','1','2','3','4','5','6','7'
                                                                                  TL/DD/9977-7
```

```
.byte '8','9','a','b','c','d','e','f'
databuf: .blkb 1024 # Data buffer area.
      # Start of Interrupt Service Routines.
      # Invoked by ROM interrupt service. Registers RO..R2 are already
      # saved, but no ENTER instruction has been performed yet.
              # Interrupt 0x10. Comm Buffer ready.
dataint:
      movzhd hpcdata,r0
                           # Get character count from HPC.
      movd
              datiptr,rl
              movb
                   hpcdata,0(rl) # Loop: get character from HPC,
datalp:
                   # increment buffer address,
      addgd
              1,rl
              -1,r0,datalp
                                    decrement count and loop.
      acbd
      movd
              rl,datiptr
      ret
                      # Interrupt Oxll. Real-Time Clock.
rtcint:
                           # Send Flush-Buf command to HPC.
              $4,hpcctrl
      movb
      ret
              # Interrupt 0x13. Centronics PRIME.
primeint:
      Movb
              $1,hpcctrl
              $1,hpcdata
      movb
      movb
              $100,hpcdata
      movb
              $120, hpcdata
      ret.
lcdint:
                 # Interrupt 0x17. LCD data written.
      sbitb
              $0, poutflg
      ret
              # Interrupt 0x18. Pushbutton event.
swint:
              badint
      br
      ret
              # Interrupt 0x19. UART Status change.
usttsint:
              badint
      br
      ret
                     # Interrupt OxlA. Error detected.
errint:
              badint
      br
      ret
                    # Interrupt OxlB. UART Write ack.
uwrint:
      br
              badint
      ret
diagint:
              # Interrupt Ox1D. Diagnostic.
                                                                             TL/DD/9977-8
```

```
hpcdata,r0
hpcdata,r0
hpcdata,r0
        movb
        movb
        movb
                   hpcdata,r0
hpcdata,r0
        movb
        movb
        ret
badint:
                              # Trap for unimplemented interrupts.
                   0
        ret
                                                                                                    TL/DD/9977-9
```

```
# UART Port input / checksum calculation / UART output.
               Accepts up to 1024 characters on UART port,
       Ħ
               accumulates 8-bit checksum, and on receiving Ctrl-D,
       #
               displays checksum by sending out on RS-232 port.
       .globl
               start, main
               dataint, rtcint, primeint
       .qlobl
       .globl
               lcdint
       .globl
               swint, usttsint, errint, uwrint
               diagint, badint
       .globl
               hpcctrl,0xFFFC00
                                        # HPC Control/Status I/O location.
       .set
               hpcdata, 0xFFFE00
                                         # HPC Data I/O location.
       .set
               hpcpol1,0xFD0000
       .set
                                         # HPC Poll address (UPIC).
       .set
               cr,0xD
       .set
               lf,0xA
               ctrlD,'D'-0x40
       .set
start:
                                # Fill interrupt vector locations.
                                         # Interrupt NMI.
                                                             (Unimplemented)
       addr
               badint, vex
               dataint, vex+4
                                         # Interrupt 0x10.
                                                             Comm Buffer data.
       addr
                                                             Real-Time Clock.
       addr
               rtcint, vex+8
                                         # Interrupt 0x11.
       addr
               badint, vex+12
                                         # Interrupt 0x12.
               primeint, vex+16
                                        # Interrupt 0x13.
                                                            Centronics PRIME.
       addr
       addr
                badint, vex+20
                                         # Interrupt 0x14.
       addr
               badint, vex+24
                                         # Interrupt 0x15.
                                        # Interrupt 0x16.
               badint, vex+28
       addr
                                                            LCD data written.
       addr
               lcdint, vex+32
                                         # Interrupt 0x17.
       addr
               swint, vex+36
                                         # Interrupt 0x18.
                                                             Pushbutton event.
               usttsint, vex+40
                                         # Interrupt 0x19.
                                                             UART Status change.
       addr
                                                             Error detected.
               errint, vex+44
                                         # Interrupt OxlA.
       addr
                                                             UART Write ack.
       addr
               uwrint, vex+48
                                         # Interrupt 0x1B.
                                                             (Unimplemented)
       addr
               badint, vex+52
                                         # Interrupt 0x1C.
                                                             Diagnostic.
       addr
               diagint, vex+56
                                         # Interrupt 0x1D.
       addr
                badint, vex+60
                                         # Interrupt Ox1E.
                                                             (Unimplemented)
                                         # Interrupt Ox1F.
                                                             (Unimplemented)
       addr
               badint, vex+64
               badint, vex+68
                                         # Interrupt 0x20.
                                                             (Unimplemented)
       addr
       addr
               badint.vex+72
                                         # Interrupt 0x21.
                                                             (Unimplemented)
                                # INITIALIZE command.
       movb
                $0,hpcctrl
                                # RTC value: once per second.
       movb
                $100,hpcdata
                $0x0B, hpcctrl
                                # Turn on two LED's to show we're alive.
       movb
                $0x06, hpcdata
       movb
                $2,hpcctrl
                                # Select UART and set up parameters.
       movb
                $5,hpcdata
                                         9600 baud,
       movb
                                         8 bits, no parity, XON/XOFF protocol, DTR always on.
       movb
                $2,hpcdata
                                Ħ
                $0xA, hpcdata
                                #
       movb
                                         Accept 100 characters before passing
       movb
                $100, hpcdata
                                 #
                                         buffer to CPU;
                $120, hpcdata
                                         Apply flow control if buffer has 120
       novb
                                                                                     TL/DD/9977-10
```

```
characters.
run:
       bispsrw $0x800
                                # Enable interrupts from HPC.
main:
                        # Main program starts here.
       movd
                datoptr,rl
                                # Register R1 contains buffer out pointer.
mwait: cmpd
                datiptr,rl
                              # Wait here for a block to come in.
       bls
                mwait
       movb
                0(r1),r0
                                # Here, process character.
                                # if End of File, go type checksum.
       capb
               r0,$ctrlD
       beq
                typout
       addb
               r0,ckdata
       addqd
               $1,rl
       br
               mwait
typout:
                                # Send checksum out on RS-232 port.
       movb
                $cr,r0
               serout
       bsr
       movb
               $1f,r0
       bsr
                serout
       movzbd ckdata,r0
       lshd
               $-4,r0
               asctab[r0:b],r0
       movb
       bsr
                serout
       movzbd ckdata,r0
       andb
                $0xF,r0
                asctab[r0:b],r0
       movb
       bsr
                serout
       movb
               $cr,r0
       bsr
                serout
       movb
               $1f,r0
       bsr
               serout
       movqb
               0,ckdata
       mová
               $databuf,datiptr
       movd
               datoptr,rl
       br
               mwait # Close loop: infinite.
       ret
                        # End of main program.
               tbitb
serout:
                        $0,uoutflg
       bfc
               serout
                                # Indicate UART not ready.
       cbitb
               $0,uoutflg
       bicpsrv $0x800
                                # Critical Sequence:
                                # Give Send-UART command to HPC.
# Give character to HPC.
               $0xD,hpcctrl
       movb
       movb
               r0,hpcdata
       bispsrw $0x800
                                # End critical sequence.
```

TL/DD/9977-11

```
ret
                 # Data for Main Program.
maindat:
datiptr: .double databuf # Pointer to Data Buffer area.
datoptr: .double databuf # Pointer to Data Buffer area.
uoutflg: .byte 1  # UART Output Ready.
ckdata: .byte 0  # Accum. checksum.
asctab: .byte '0','1','2','3','4','5','6','7'
.byte '8','9','a','b','c','d','e','f'
databuf: .blkb 1024 # Data buffer area.
        # Start of Interrupt Service Routines.
        # Invoked by ROM interrupt service. Registers RO..R2 are already # saved, but no ENTER instruction has been performed yet.
                 # Interrupt 0x10. Comm Buffer ready.
                                   # Get character count from HPC.
        movzbd hpcdata,r0
        novd
                 datiptr,rl
datalp:
                          hpcdata,0(rl) # Loop: get character from HPC,
                 movb
        addqd
                                             increment buffer address,
                 l,rl
                                   #
        acbd
                 -1,r0,datalp
                                             decrement count and loop.
                 rl,datiptr
        movd
        ret
                          # Interrupt Oxll. Real-Time Clock.
rtcint:
                                   # Send Flush-Buf command to HPC.
        movb
                 $4,hpcctrl
        ret
                 # Interrupt 0x13. Centronics PRIME.
primeint:
                 badint
        ret
                 0
lcdint:
                          # Interrupt 0x17. LCD data written.
                 badint
        hr
        ret
                 # Interrupt Ox18. Pushbutton event.
swint:
        br
                 badint
        ret
                 # Interrupt 0x19. UART Status change.
usttsint:
                 badint
        hr
        ret
errint:
                          # Interrupt OxlA. Error detected.
        br
                 badint
                                                                                            TI /DD/9977-12
```

```
ret
                 0
uwrint:
                          # Interrupt Ox1B. UART Write ack.
       sbitb $0,uoutflg ret 0
                 # Interrupt Ox1D. Diagnostic.
hpcdata,r0
hpcdata,r0
hpcdata,r0
diagint:
        movb
        movb
        movb
        movb
                 hpcdata,r0
        movb
                 hpcdata,r0
        ret
badint:
                          # Trap for unimplemented interrupts.
        ret
                 0
                                                                                         TL/DD/9977-13
```

```
.title CENTUART, 'HPC FIRMWARE: CENTRONICS/UART PORTS'
; program centuart.asm version 1.0
                                     05/22/88
; Copyright (C) 1988 by National Semiconductor Corp.
;(*
;(*
       Copyright (c) 1988
                               by National Semiconductor Corporation
;(*
                                                                              *)
               National Semiconductor Corporation
       2900 Semiconductor Drive
;(*
       Santa Clara, California 95051
                                                                      *)
;(*
                                                                      *)
                                                                      * )
;(*
       All rights reserved
;(*
                                                                      *)
       This software is furnished under a license and may be used
                                                                      *)
;(*
       and copied only in accordance with the terms of such license
                                                                      *)
;(*
;(*
       and with the inclusion of the above copyright notice. This
                                                                      * )
;(*
       software or any other copies thereof may not be provided or
                                                                      *)
       otherwise made available to any other person. No title to and
                                                                      *)
;(*
;(*
       ownership of the software is hereby transferred.
                                                                      *)
;(*
                                                                      *)
       The information in this software is subject to change without
                                                                      *)
;(*
;(*
       notice and should not be construed as a commitment by National
;(*
       Semiconductor Corporation.
                                                                      *)
                                                                      *)
;(*
;(*
       National Semiconductor Corporation assumes no responsibility
;(*
       for the use or reliability of its software on equipment
                                                                      *)
                                                                      *)
;(*
       configurations which are not supported by National
;(*
        Semiconductor Corporation.
;(*
      *******************
; (***
       Derived from hpcupi.asm file. However, commands have
       been re-mapped (different code values), and so are not exactly
       upward compatible.
       Adds commands and interrupts to support input, buffering,
       handshaking and mode selection for an RS-232 port and
       a Centronics-style parallel port.
       .form
              'Declarations: Register Addresses'
               x'C0:w ; PSW register
ps₩
al
               x'C8:b
                      ; Low byte of Accumulator.
              x'C9:b ; High byte of Accumulator.
ah
               x'CC:b
                      ; Low byte of Register B.
bl
                      ; High byte of Register B.
bh
              x'CD:b
               x'CE:b ; Low byte of Register X.
хl
               x'CF:b ; High byte of Register X.
хh
               x'D0:b
enir
               x'D2:b
irpd
ircd
               x'D4:b
               x'D6:b
sio
porti =
               x'D8:b
                                                                                TL/DD/9977-14
```

```
x'E0:b ; (Low byte of PORTA.)
x'E1:b . High buts 6
obuf =
portah =
              x'El:b ; High byte of PORTA.
portb =
              x'E2:w
portbl =
             x'E2:b ; Low byte of PORTB.
portbh =
              x'E3:b ; High byte of PORTB.
             x'E6:b
upic =
             x'F0:b ; (Low byte of DIRA.)
1buf =
dirah =
              x'Fl:b ; High byte of DIRA.
              x'F2:w
dirb =
             x'F2:b ; Low byte of DIRB.
x'F3:b ; High byte of DIRB.
dirbl =
dirbh =
bfun =
             x'F4:w
              x'F4:b ; Low byte of BFUN.
x'F5:b ; High byte of BFUN.
bfunl =
bfunh =
portd =
              x'0104:b
              x'0120:b
enu
             x'0122:b
enui
rbuf
              x'0124:b
tbuf
              x'0126:b
      Ξ
enur =
              x'0128:b
t4
              x'0140:w
             x'0142:W
t5
              x'0144:w
             x'0146:w
r5
      =
t6
      =
             x'0148:w
             x'014A:w
x'014C:w
r6
       =
t.7
r7
             x'014E:w
pwmode =
              x'0150:w
              x'0150:b ; Low byte of PWMODE.
pwmdl =
pwmdh =
             x'0151:b ; High byte of PWMODE.
             x'0152:w
x'0152:b; Low byte of PORTP.
portp =
portpl =
          x'0152:b; Low byte of PORTP.
x'0153:b; High byte of PORTP.
portph =
eicon =
              x'015C:b
              x'0182:w
rl
              x'0184:w
r2
             x'0186:w
             x,0188:A
t2
              x'018A:w
r3
      =
             x'018C:w
             x'018E:w
x'018E:b ; Low byte of DIVBY.
divby =
divbyl =
divbyh =
             x'018F:b; High byte of DIVBY.
tmmode =
              x'0190:w
              x'0190:b; Low byte of TMMODE.
tmmdl =
tmmdh =
             x'0191:b; High byte of TMMODE.
t0con =
              x'0192:b
       .form 'Declarations: Register Bit Positions
; Name
           Position
                         Register(s)
                  ; enir
gie
              0
12
              2
                      ; enir, irpd, ircd
                                                                          TL/DD/9977-15
```

```
13
              3
                      ; enir, irpd, ircd
                     ; enir, irpd, ircd
; enir, irpd
; enir, irpd
14
      =
tmrs
uart
              6
              7
еi
                     ; enir, irpd
              7
                      ; porti only: poll UART DSR.
dar
uwmode =
              1
                      ; ircd
uwdone =
              0
                      ; irpd
                      ; enu
tbmt
              0
                      ; enu
rbfl
              1
b8or9 =
                      ; enu
                      ; enu
xbit9 =
wakeup =
                      ; enur
              2
rbit9 =
              3
                      ; enur
                      ; enur
frmerr =
              6
doeerr =
              7
                      ; enur
eti =
              0
                      ; enui
                      ; enui
eri
              1
xtclk =
                      ; enui
              2
xrclk =
              3
                      ; enui
b2stp =
              7
                      ; enui
              0
                     ; upic
wrrdy =
                      ; upic
rdrdy =
              1
                      ; upic
1a0 ·
              2
upien =
              3
                      ; upic
b8or16 =
              4
                      ; upic
                      ; tmmdl
              0
tOtie =
                      ; tmmdl
t0pnd =
              1
                      ; tmmdl
t0ack =
              3
                      ; tmmdl
tltie =
                      ; tmmdl
tlpnd =
              5
tlstp =
                      ; tmmdl
              6
tlack =
              7
                      ; tmmdl
                      ; tmmdh
t2tie
              0
t2pnd =
                      ; tmmdh
              1
                      ; tmmdh
t2stp =
              2
                      ; tmmdh
t2ack =
              3
t3tie =
                      ; tmmdh
t3pnd =
                      ; tmmdh
              5
t3stp =
              6
                      ; tmmdh
t3ack =
                      ; tmmdh
              0
t4tie =
                      ; pwmdl
t4pnd =
                      ; pwmdl
                      ; pwmdl
t4stp =
              2
t4ack =
              3
                      ; pwmdl
t5tie =
                      ; pwmdl
t5pnd =
              5
                      ; pwmdl
t5stp =
              6
                      ; pwmdl
t5ack =
              7
                      ; pwmdl
                      ; pwmdh
t6tie =
              0
t6pnd =
                      ; pwmdh
              1
t6stp =
              2
                      ; pwmdh
                      ; pwmdh
t6ack =
              3
t7tie =
                      ; pwmdh
                                                                        TL/DD/9977-16
```

```
5 ; pwmdh
6 ; pwmdh
7 ; pwmdh
t7pnd =
t7stp = t7ack =
                        ; portpl
; portpl
; portpl
t4out =
t4tfn =
t5out =
t5tfn =
                 7
0
                        ; portpl
                         ; portph
; portph
; portph
; portph
t6out =
t6tfn =
t7out =
t7tfn =
cenclk =
                0
                          ; portph (CCTLCLK signal).
       = 0 ; portbl, dirbl, bfunl
= 1 ; portbl, dirbl
= 7 ; portbl, dirbl
txd
dtr
pnlclk =
                           ; portbh, dirbh
lcvclk =
                1
; ua0 would be 2 , but requires no setup.
uwrrdy = 3 ; portbh, dirbh, bfunh
cdata = 4 ; portbh (enables Centronics data to Port D).
                        ; portbh (enables panel switches to Port D).
; portbh, dirbh
; portbh, dirbh, bfunh
astts = 5
ledclk = 6
urđrdy =
        CONSTANTS
                ; XON character: Control-Q
; XOFF character: Control-S
xon= x'll
xoff= x'13
                'Space Declarations'
         .form
                  ; First address in buffer.
botad= x'40
                   ; Last address in buffer.
topad= x'BF
bufsiz=
                  topad-botad+1 ; Length of buffer.
                BUFFER, BASE, ABS=botad ; Data Communication Buffer.
        .sect
        .dsb
                  bufsiz
         .endsect
         .sect DSECT, BASE, REL ; Basepage RAM variables (addresses 0000-00BF)
 : WORD-ALIGNED
        .dsw 1 ; x'00,01 ; Destroyed on reset (address 0).
.set upicsv,dummy ; Temporary image of UPIC register.
dummy: .dsw 1 ; x'00,01
alert: .dsw l ; Alert status bits to main program:
                  ; generate interrupts to CPU.
                  alerth, alert+1; Declare top byte of ALERT word.
        .set
cpuad: .dsw l ; Current address within CPU command buffer.
                 .dsw 4 ; Buffer for accepting command parameters from CPU. .dsw 1 ; Pointer into LCD character string buffer.
 cpubuf:
lcdsix:
 :BYTE-ALIGNED
                                                                                                TI /DD/9977-17
```

```
.dsb l ; Number of characters currently in data buffer.
cadin: .dsb 1 ; Current input byte address in data buffer
                ; (first empty loc.).
cadout:
                .dsb l ; Current output byte address in data buffer.
pascnt:
               .dsb 1 ; Number of characters before data buffer full enough to
                ; transmit to CPH.
stpcnt:
                .dsb 1 ; Number of characters before host system is told to stop
               ; transmitting.
numout:
                .dsb l ; Number of data characters (total) being sent to CPU in
               ; current transfer.
cntout: .dsb 1; Number of data characters remaining to be sent to CPU in
                  current transfer.
bstat: .dsb l ; Buffer Status byte.
cps: .dsb 1 ; Centronics Port Status byte
                  (image of control signals).
ackmd: .dsb l
               ; Acknowledge Timing Mode: Position of ACK/ pulse edges
                ; on Centronics port relative to BUSY falling edge.
                .dsb 1 ; Current command byte from CPU being processed.
curend:
numexp:
                       ; Number of parameter bytes expected before command processing
                : begins.
               ; Image of LCD Voltage (Contrast) latch setting; needed with
lcvs: .dsb l
                ; LCD RS (PAUXO) signal coming from this latch.
                .dsb 1 ; Flush limit count: used to limit number of characters passed
fshlim:
                ; to CPU when an error report is pending.
                .dsb l ; Holds character on which an error was detected.
errchr:
errfas:
                .dsb l \, ; Holds error flags associated with error character.
lcdfqs:
                .dsb l ; Holds flag bits for characters sent to Panel LCD display.
               .dsb 1 ; Number of characters to be sent to LCD display.
lcdnum:
               .dsb l \, ; Flag bits associated with characters in LCD String Buffer. .dsb l \, ; Counter for characters being sent to LCD display from String
lcdsfq:
ledset:
               ; Buffer.
swlast:
               .dsb l ; Last-sampled switch values.
               .dsb l ; Last switch values sent to CPU.
swlsnt:
beepct:
               .dsb l ; Beep duration count. Counts occurrences of TO interrupt.
uframe:
               .dsb l ; Frame mode for UART.
uflow: .dsb 1 ; Flow control mode for UART.
ups: .dsb 1 ; UART Status byte.
uschr: .dsb l ; UART Send Character: from CPU.
               .dsb 1 ; UART Input Character: character last received from UART.
uinchr:
enrimg:
                .dsb 1 ; UART ENUR register image in memory.
               .dsb 1 ; Real-Time Clock Interval (units of 10 milliseconds).
.dsb 1 ; Real-Time Clock Current Count (units of 10 milliseconds).
rtcivl:
rtccnt:
rtevs: .dsb l ; Events to check for on Timer Tl interrupts.
ustat: .dsb l
               ; UART status for CPU.
dsevc: .dsb l
               ; Diagnostic Interrupt: Severity Code.
derrc: .dsb l
               ; Diagnostic Interrupt: Error Code.
dbyte: .dsb 1
               ; Diagnostic Interrupt: Error Byte.
dccmd: .dsb l ; Diagnostic Interrupt: Current Command.
dqual: .dsb 1 ; Diagnostic Interrupt: Qualifier (Command Status).
; * Addresses 0040-00BF are reserved for the Data Communication Buffer
     (128 bytes).
       BIT POSITIONS
        ; Bits in BSTAT byte (Data Communication Buffer Status):
pass=
               ; Data is ready to be passed to the CPU.
                        ; Indicates that some of the data in the buffer is being
passng=
                    passed to the CPU.
stop= 2
               ; Indicates that host has been requested to stop transmitting.
                                                                                    TL/DD/9977-18
```

```
; Indicates that CPU is not able to receive any more data.
cpubsy=
                         ; Indicates that the interface is considered busy by CPU.
ifcbsy=
               ; Indicates that the interface is completely full. Any more
full= 5
                ; characters will overflow it.
       ; Bits in CPS (Centronics Port Status byte)
               ; ACK/ Strobe.
cack= 0
               ; AUXOUT1 Signal.
cauxl= 1
cbusy= 2
                ; BUSY Signal.
              3 ; SELECT Signal.
cselct=
ccall= 4
               ; CALL Signal.
               5 ; FAULT/ Signal.
cfault=
              ; AUXOUT2 Signal.
caux2= 6
              ; 1 enables INPUT PRIME/ interrupt from Centronics port.
enprm= 7
       ; Bits in ACKMD (Centronics Acknowledge Mode byte)
; (Bits 0 and 1 give timing relationship between BUSY and ACK/.)
clinmd= 2; 1 = Centronics Line Mode. Buffer limits must also both be 1.
; (Other bits unassigned.)
        ; ALERT status word (low-order byte) bits:
aflush = 0; Flush Data Buffer.
                        ; Real-Time Interrupt detected.
artc =
aprime = 3; INPUT PRIME detected from Centronics interface.
alcdak = 7; LCD Panel Write Acknowledge.
     ; ALERT status word (high-order byte, named alerth) bits:
abutton = 0 ; Pushbutton austat = 1 ; UART status change.
                              ; Pushbutton switch state change.
aerr = 2 ; Error detected (UART or buffer overflow).
auack = 3 ; UART output acknowledge: character sent.
adiag = 5 ; Diagnostic interrupt.
; (Other bits not defined.)
        ; ERRFGS error flags byte sent to CPU with !BAD-DATA interrupt:
doe=
       7 ; Data Overrun Error on UART.
                ; Framing Error on UART.
frm= 6
                ; Parity error on UART.
par= 5

    3; Buffer Overflow condition (flow control did not work).
    3; Error Overflow condition. Two or more errors occurred

bufovf=
errovf=
                ; so close together that the first error could not be
                   reported before the second error occurred. Details
                   of the second error are lost.
                ; Break condition detected in addition to Framing error.
brk= 2
; (Other bits not defined.)
        ; CURCMD byte: Current CPU command. The lower 5 bits contain a code
                           in the range 0-10 (hex). The upper two bits contain
                           further information about command collection:
                         ; Bit 7 (MSB) of curcmd = 1 means that no command is being
cmdemp=
                ; processed and curcmd byte is "empty".
getcnt=
                       ; Bit 6 of curcmd = 1 means that the count is being received
                ; for a variable-length command.
        ; LCVS byte: LCD Voltage (Contrast) Latch memory image.
                         Contains voltage value in its least-significant 3 bits,
                         RS signal to LCD controller in bit 3, and debugging
                         information in its top 4 bits.
                ; Bit 3 is (inverted) RS signal to panel.
pnlrs= 3
        ; UPS byte: Status of UART output and flow control.
                                                                                       TL/DD/9977-19
```

```
usel= 7
               ; When set, means that UART port is selected.
                 Receiver disabled due to multiple character error.
mcemd= 6
brkmd= 5
               ; BREAK signal has been detected and is still active; receiver
               ; disabled.
onebrk=
                       ; One character which is possibly a BREAK has been seen.
               ; When set, means that CPU should be informed of next UART
icpu= 3
                transmitter interrupt.
schr= 2
               ; Request to send a character from uschr location (from CPU).
cus= 1
               ; Current UART status: 1 = stopped.
               ; Last UART Status Sent: Indicates what the external system
luss= 0
               ; thinks the UART's status is.
       ; UFLOW byte: Modes for UART flow control.
              ; 1 = No flow control yet provided since reset.
;(intervening bits not defined.)
             ; 1 = XON/XOFF protocol mode selected.
xonb= 3
               ; DTR Mode field: 00 = permanently low.
dtrbl= 2
dtrb0= 1
                                  01 = permanently high.
                                  10 = low when ready.
                                  11 = high when ready.
dsrb= 0
               ; 1 = characters received while DSR low will not be accepted.
       ; USTAT byte: Status of UART reported to CPU.
                      ; State of DSR signal. 1 = Data Set Ready condition.
dsrflq=
                       ; 1 = End of BREAK condition detected.
brkflg=
       ; RTEVS byte: Events to check for at 10-millisecond intervals.
                      (Tl Underflows)
                       ; 1 = Real-Time Clock interrupts enabled to CPU.
rtcenb=
               0
                       ; 1 = UART Break mode; report end of break.
brkenb=
               1
               STACK, RAM16, REL
                                       ; On-chip RAM in addresses OlCO-OlFF.
       .sect
                             ; Space for 8 words beyond
stackb:
               . dsv
                       16
                       ; interrupt context.
                       ; Spare portion of this space.
               12
avail: .dsw
                               ; LCD String Buffer.
lcdbuf:
               .dsw
               'Code Section'
       .form
       .sect
               CSECT, ROM16, REL; Code space. (On-chip ROM)
       ; Declarations of subroutines called by one-byte JSRP instruction.
                               ; Waits for CPU to read a value from UPI port.
       .spt
               rdwait
                               ; Writes to LCD panel (for initialization only).
               wrpnl
       .spt
       ; Program starts at label "start" on reset. This routine is the fatal
       ; error handler, located here for convenience in setting breakpoint.
hangup:
               rbit
                       gie,enir
                                       ; Fatal error: signal it and halt.
                              ; Signal error on most-significant bit of
       sbit
               7,1cvs
                               ; LCD Contrast Latch.
       sbit
               pnlrs,lcvs
                               ; Select command mode for LCD controller.
               portah, lcvs
                               ; Place error on Port A for latch.
       1d
                               ; Clock LCD Contrast Latch high,
       sbit
               lcvclk, portbh
                               ; then low to load it.
       rbit
               lcvclk, portbh
       sbit
               t6stp,pwmdh
                               ; Set up Timer T6 for non-interrupt use.
       rbit
               t6tie,pwmdh
       nop
                               ; Clear Pending bit.
       rbit
               t6pnd,pwmdh
                                                                                 TL/DD/9977-20
```

```
; Get error address from stack.
       pop
               0.w
                sp.w,#stackb
       1 d
                                 ; In case of stack underflow, re-initialize SP.
       ld
               A, #x'01
       jsrl
                                 ; Clear LCD panel.
                wrpnl
                                 ; Set up panel for data.
       rbit
                pnlrs,lcvs
                                 ; Place error on Port A for latch.
       ld
                portah,lcvs
                                ; Clock LCD Contrast Latch high,
       sbit
                lcvclk,portbh
                                 ; then low to load it.
       rbit
                lcvclk,portbh
                                 ; Process first character of return address.
       1d
                A,1.b
       swap
                A
       and
                A, #x'0F
                A, hextab[A].b
       1 d
       jsrl
                                 ; Display it on LCD panel.
                wrpnl
                                 ; Process second character of return address.
       1d
                A,1.b
                A, #x'0F
       and
                A,hextab[A].b
       1 d
                                 ; Display it on LCD panel.
       jsrl
                wrpnl
                                 ; Process third character of return address.
       ld
                A,0.b
       swap
                Α
                A,#x'0F
       and
       14
                A, hextab[A].b
       jsrl
                wrpnl
                                 ; Display it on LCD panel.
                A,Ō.b
                                 ; Process last character of return address.
       1 d
                A, #x'0F
       and
       1d
                A, hextab[A].b
                                 ; Display it on LCD panel.
       jsrl
                wrpnl
hqupi: ifbit
                rdrdy,upic
                                 ; Check to see if OBUF register is full.
                                 ; If not, fill it with !DIAG vector
                obuf, #vdiag
       1 d
                                 ; continuously.
       ifbit
                i3,irpd
                                 ; Check for UPI data ready.
                hgupil
       JР
       Jр
                hgupi
                                         ; Check for RESET command.
                ifeq
                        ibuf, #x'A5
hgupil:
       jр
                hgrst
                hgupi2
       jp
harst: ifbit
                la0,upic
       jр
                hgupi2
       jmpl
                xreset
                                 ; If so, then go reset the HPC.
                                 ; This is part of the outer loop, waiting for
                                   the RESET command.
                        irpd, #x'F7
                                         ; Clear the UWR detector,
                1 d
hgupi2:
                                 ; and keep looking. This is an ; infinite loop until RESET is seen.
       .ip
                hgupi
                .byte '0','1','2','3','4','5','6','7'
'8','9','A','B','C','D','E','F'
hextab:
       .byte
                'Hardware Initialization'
       .form
                psw.b, #x'08
                                 ; Set one WAIT state.
start: ld
                         ; Start dynamic RAM refreshing,
srfsh:
                         ; as quickly as possible.
                                 ; Trigger first refresh
       sbit
                t4out,portpl
                                 ; immediately.
                                 ; Stop timer T4 to
       sbit
                t4stp,pwmdl
                                 ; allow loading,
                                                                                      TL/DD/9977-21
```

```
1 d
               t4,#8
                                ; then load it.
                                ; Start timer T4.
       rbit
               t4stp,pwmdl
       sbit
                                ; Enable pulses out.
               t4tfn,portpl
       1 d
                                ; Load R4.
               r4,#8
                                ; Set up UPI port.
supi:
                                ; 8-Bit UPI Mode
               upic, #x'18
       1 d
                                ; enabled.
               uwrrdy,bfunh
                                ; Enable UWRRDY/ out.
       sbit
       sbit
               uwrrdy,dirbh
                                ; Empty IBUF register,
       ld
               A, ibuf
                                ; in case of false trigger.
       sbit
               urdrdy,bfunh
                                ; Enable URDRDY/ out.
               urdrdy,dirbh
       sbit
                                ; Set up UREAD/ interrupt.
                                ; Detects rising edges.
       sbit
               12.ircd
       lđ
               irpd, #x'FB
                                ; Clear any false interrupt
                                ; due to mode change.
                                ; Set up UWRITE/ interrupt.
                                ; Detects rising edges.
       sbit
               13.ircd
                                ; Clear any false interrupt
               irpd, #x'F7
       1 d
                                ; due to mode change.
                        ; Clear all RAM locations.
sram:
                        ; Clear Basepage bank:
               BK, #x'0000, #x'00BE
                                       ; Establish loop base and limit.
       1 d
sramll:
               clr
                       Α
       ХS
               A,[B+].w
               sramll
       jр
                        ; Clear Non-Basepage bank:
               BK, #x'01C0, #x'01FE
                                        ; Establish loop base and limit.
       1 d
sram12:
                clr
               A,[B+].w
               sram12
       jр
sskint:
                                ; Set up Stack and remove
                        ; individual interrupt enables.
                sp.w, #stackb+2 ; Move stack to high
       14
                                  bank of on-chip RAM.
       ld
                stackb.w, #hangup ; Safeguard against
                                   : stack underflow.
                                ; Disable interrupts
       1 d
               enir, #x'00
                                ; individually.
tminit:
                1d
                        t0con, #x'08
       1 d
                tmmode, #x'4440 ; Stop timers Tl, T2, T3.
                                ; UART set to 9600 Baud.
       1 d
                divby, #x'0055
                                ; Clear and disable timer
       1 d
                tmmode, #x'CCC8
                                ; TO-T3 interrupts.
                                 ; Set up Centronics parallel
scent:
                                ; port.
       1d
                dirah, #x'FF
                                ; Enable multiplexed outputs.
                                ; Enable and remove ENASTTS/ signal.
       sbit
                astts,portbh
       sbit
                astts,dirbh
                                                                                   TI /DD/9977-22
```

```
cdata,portbh
                               ; Enable and remove ENCDATA/ signal.
       shit
       sbit
               cdata,dirbh
       1 d
               cps, #x'25
                               ; Set up Port A data for
                               ; Centronics Control.
                               ; Send to Centronics latch and to Busy flag.
       jsrl
               setcen
                               ; Set up I4 interrupt on
               i4,ircd
                               ; CINTR/ (rising edge).
       sbit
               irpd, #x'EF
                               ; Clear any false interrupt
       ld
                               ; caused by mode change.
suart:
                               ; Set up RS-232 port.
                               ; Enable TXD output.
       sbit
               txd,bfunl
               txd,dirbl
       sbit
                               ; Set up DTR signal. (State is arbitrary:
       rbit
               dtr,portbl
                               ; low typically means not ready.)
               dtr,dirbl
                               ; Enable it as an output pin.
       shit
                               ; 8-bit Mode.
       ld
               enu,#x'0
       1 d
               enur, #x'0
                               ; Clear Wake-Up Mode.
                               ; Internal baud; 2 stop
               enui,#x'80
       1 d
                                ; bits; no interrupts.
sled: ld
               portah, #x'FF
                               ; Set up to turn off LED's.
                               ; Start with LEDCLK low,
               ledclk,portbh
       rhit
                               ; (enable output),
       sbit
               ledclk,dirbh
       sbit
               ledclk, portbh
                                   then high,
               ledclk, portbh
                               ; then low again.
       rbit
stmrs:
                                ; Set up remaining timers.
                                ; (T1-T3 already stopped
                                    and pending bits cleared
                                    at tminit above.)
                                ; T1 runs at 10-millisecond real-time interval.
               t1,#12287
       1 d
       1 đ
               rl,#12287
                                ; Timer remains stopped, and interrupt
                                ; disabled, until INITIALIZE command.
                               ; Stop timers T5-T7.
       1 d
               pwmode, #x'4440
                                ; Wait for valid PND
       nop
                                ; bits.
       nop
               pwmode, #x'CCC8
                               ; Clear and disable
       14
                                 interrupts from all
                                ; PWM timers.
               r6, #x'FFFF
                                ; No modulus for LCD Display Ready timer.
       1 d
       1 d
               t7,#204; Set T7 to underflow at 6 KHz rate
               r7,#204; (= 3 KHz at pin).
       1 d
                               ; Disable beep tone to panel speaker.
       rbit
               t7tfn,portph
                               ; Start T7 running.
       rbit
               t7stp,pwmdh
                        ; Set up LCD display.
slcd:
                        ; Requires use of timer T6, so
                        ; appears after timer initialization.
                        ; First, set up LCD contrast.
               lcvs, #x'OA
                                ; Initialize memory image of LCD Voltage
       14
                                ; latch, containing RS (PAUXO) bit also.
                                                                                  TL/DD/9977-23
```

```
ld
               portah,lcvs
                                ; Arbitrary initial contrast level of 5,
                               ; and RS/ (PAUXO/) is high (="command").; Start with LCVCLK low,
       rbit
               lcvclk,portbh
       sbit
               lcvclk,dirbh
                                   (enable output)
       sbit
               lcvclk, portbh
                                   then high,
       rbit
               lcvclk,portbh
                               ; then low to get it into LCV latch.
                       ; Initialize PNLCLK (Panel "E" signal).
       sbit
               pnlclk,portbl ; Start with PNLCLK high
       sbit
               pnlclk,dirbl
                                ; (enable output).
                       ; Wait for worst-case command
                        ; execution time (4.9 ms, twice), in case
                         a panel command was triggered while
                        ; PNLCLK was floating.
               t6ack,pwmdh
       sbit
                               ; Clear T6 PND bit.
                                ; Set T6 to twice 4.9 milliseconds.
       ld
               t6,#13000
       rbit
               t6stp,pwmdh
                               ; Start timer T6.
                                     ; Wait for T6 PND bit
lcdlpl:
               ifbit t6pnd,pwmdh
                                ; to be set.
               lcdgol
       jр
               lcdlpl
       jр
lcdgol:
               sbit
                       t6stp,pwmdh
                                      ; Stop timer T6.
                               ; Clear T6 PND bit.
       shit
               t6ack,pwmdh
                        ; Reset Panel controller (per Hitachi HD44780
                        ; User's Manual).
                        ; (Panel RS signal was set
                          in LCD Contrast initialization above,
                        ; so no change needed here to
                        ; flag these as a commands.)
                                ; Send "8-Bit Mode, 2 Lines" command: one;
       ld
               A, #x'38
       jsrl
               wrpnl
               A,#x'38
                                ; two;
       ld
       jsrl
               wrpnl
       ld
               A,#x'38
                                ; three;
       jsrl
               wrpnl
               A,#x'38
                                ; four times.
       1 d
       jsrl
               wrpnl
               A,#x'08
                                ; Disable display.
       1 d
       jsrl
               wrpnl
       1d
               A, #x'01
                                ; Clear display RAM.
       jsrl
               wrpnl
                        ; Initial default mode settings.
                                ; Set mode to move cursor to the right, no
               A, #x'06
       1 d
       jsrl
               wrpnl
                                   automatic shifting of display.
               A, #x'0E
                                ; Enable display: non-blinking cursor mode.
       ld
       jsrl
               wrpnl
       CONTINUES TO MAIN PROGRAM INITIALIZATION
              'Main Program Initialization'
       .form
minit:
                        ; Once-only initializations.
                                                                                   TL/DD/9977-24
```

```
ld
               curcmd, #x'80
                               ; Current Command: top bit set means "none".
               cpuad, #cpubuf ; Set CPU command index to beginning of buffer.
       1 d
       1 d
               numexp,#8
                               ; Arbitrary starting value.
                       ; Arbitrary set of initialization values for variables,
                        in effect until receipt of the first INITIALIZE
                         command.
       1 d
               numchr,#0
                               ; Clear count of characters received.
               cadin,#botad
                               ; Next character in from comm port goes to
       14
                               ; first byte of buffer.
       1 d
               cadout, #botad
                               ; Next port data character out (to CPU)
                               ; comes from first byte of buffer.
       10
               numout.#0
                               ; No characters being sent to CPU.
                               ; No characters being sent to CPU.
       14
               cntout,#0
               pascnt,#125
                               ; Send to CPU when 125 characters received.
       1 d
       lđ
               stpcnt,#126
                               ; Stop host when 126 characters received.
                               ; Set buffer ready to receive.
       1 d
               bstat.#0
       1 d
               alert,#0
                               ; No events pending.
       1 đ
               ackmd,#1
                               ; BUSY will fall during ACK/ pulse.
                               ; Arbitrary fill for error character.
               errchr,#55
       1 d
       1 d
               errfgs,#0
                               ; Clear error detail flags.
               uflow, #x'80
                               ; Set UART flow control mode byte empty.
       1 d
runsys:
                               ; Enable interrupts, start timers and go to main loop.
       sbit
               tmrs, enir
                               ; Enable timer interrupts. (Done here
                               ; to allow certain commands without an
                               ; INITIALIZE command first.)
       sbit
               i3,enir
                               ; Enable CPU Command interrupt.
                               ; Enable interrupt system.
       sbit
               gie, enir
       .form
               'Main Scan Loop'
       Declarations
                       ; CPU DATA vector number.
vdata =
               x'10
                       ; Real-Time Clock vector number.
vrtc =
               x'll
                       ; Centronics INPUT PRIME signal.
vprime =
               x'13
                       ; Acknowledge finished writing to LCD panel.
vlcdak =
               x'17
                       x'18
                             ; Pushbutton status change: a button pressed or
vbutton
                       ; released.
vustat =
               x'19
                       ; Change in UART DSR signal, or end of BREAK.
               x'1A
                       ; Character received with error from UART, or gross
verr =
                           error condition in buffering or flow control on
                           either port.
                       ; UART output acknowledge: character sent.
vuack =
               x'1B
vdiag =
               x'1D
                       ; Diagnostic Interrupt.
mainlp:
               ; Error Vectors for unimplemented or
                   unexpected interrupts.
                               ; NMI:
       .ipt
               1, hangup
                                        never expected.
                               ; UPI READ READY: never expected.
       .ipt
               2,hangup
                               ; EI: never expected.
       .ipt
               7,hangup
chkdta:
                                                                                 TL/DD/9977-25
```

TL/DD/9977-25

```
; Test state of buffer.
       1 d
               A,bstat
                                ; Check PASS and CPUBUSY bits.
       and
               A,#x'09
       ifeq
               A, #x'01
                                ; If PASS and not CPUBUSY,
               snddta
                                ; then go send a block of data to CPU.
       isrl
                       alert.w, #x'00; Check for alert conditions.
chkalt:
               ifea
                                ; If none, go check for response ready.
       jmpl
               chkrsp
               artc,alert.b
                                ; Check for RTC interrupt request.
       ifbit
                                ; If so, then send Real-Time Clock Interrrupt.
               sndrtc
       jsrl
               aprime, alert.b ; Check for Centronics Input Prime signal.
       ifbit
                                ; If so, send Input Prime interrupt.
       jsrl
               sndprm
               alcdak, alert.b ; Check for LCD Panel write done.
       ifbit
                                ; If so, then send LCD Acknowledge interrupt.
       isrl
               sndlak
       ifbit
               aflush, alert.b ; Check for Flush Buffer request.
                                ; If so, then send data in buffer to CPU.
       jsrl
       ifbit
               abutton, alerth.b; Check for a pushbutton change.
                                ; If so, then report the change to the CPU.
       jsrl
       ifbit
               austat, alerth.b; Check for a UART status change.
                                ; If so, then report the change to the CPU.
       jsrl
               sndust
       ifbit
               aerr,alerth.b
                               ; Check for a data error condition.
               cherr
       jр
       jр
               nocher
cherr: ifbit
               cpubsy,bstat
                                ; Suppress if CPU busy. (CPU needs to
                                ; receive flushed characters first.)
               nocher
       jр
       ifgt
                fshlim,#0
       jsrl
               sndfsh
                                ; If a flush is still needed, then do it first.
                                ; If so, then report the error to the CPU.
               snderr
       jsrl
                                        ; (This line deliberately empty.)
nocher:
               auack, alerth.b ; Check for UART output done.
       ifbit
                                ; If so, then send \overline{\text{UART-ACKNOWLEDGE}} interrupt.
       jsrl
       ifbit
               adiag, alerth.b ; Check for Diagnostic Interrupt.
                                ; If so, then send interrupt and data.
       jsrl
                sndiag
                                        ; No "responses" defined yet; just close loop.
chkrsp:
                jmpl
                        chkdta
       .form
                'Main: Send Real-Time Clock Interrupt'
; No data transfer; just trigger interrupt and continue.
sndrtc:
                                ; Clear ALERT bit.
       rhit
                artc.alert.b
                                ; Check that UPI interface is ready.
       jsrl
                rdwait
                                ; If not, loop until it is.
                                ; Load Real-Time Clock vector into OBUF for CPU.
       ld
                obuf,#vrtc
       ret
                                ; Return to main loop.
                                                                                  TL/DD/9977-26
```

```
; No data transfer; just trigger interrupt and continue.
sndlak:
       rbit
               alcdak, alert.b ; Clear ALERT bit.
                               ; Check that UPI interface is ready.
               rdwait
       jsrl
                                ; If not, loop until it is.
                                ; Load LCD-Acknowledge vector into OBUF for CPU.
       ld
               obuf, #vlcdak
       ret
                                ; Return to main loop.
               'Main: Send Pushbutton Status to CPU'
       .form
sndbtn:
                                ; Check that UPI interface is ready.
               rdvait
       jsrl
                                ; If not, loop until it is.
               obuf, #vbutton
                               ; Load BUTTON-DATA vector into OBUF for CPU.
       14
               rdwait
                                ; Check that UPI interface is ready.
       isrl
                                ; If not, loop until it is.
                                ; *** Begin Indivisible Sequence ***
       rbit
               qie, enir
                                ; Load Pushbutton Data Byte into OBUF for CPU.
               obuf,swlsnt
       1 đ
       rbit
               abutton, alerth.b; Clear ALERT bit.
                               ; *** End Indivisible Sequence ***
       sbit
                gie,enir
       ret
                                ; Return to main loop.
                'Main: Send Data from Data Buffer to CPU'
       . form
; Trashes A, B, K (limit), and C flag. May trash X in future.
       ; Buffer Flush request serviced here.
sndfsh:
       rbit
                aflush, alert.b ; Reset Flush request.
                                ; If no characters to send, just return,
               numchr.#0
       ifeq
                                ; else go to Send Data routine.
       ret
       jmpl
                snddta
       ; Automatic Pass condition serviced here.
snddta:
                                ; Check for a communication or buffer error.
                aerr, alerth.b
       ifbit
                                ; If so, there is a limit on the number of
       jр
                chkflm
                                   characters to send. Investigate further.
                                ; Else, go ahead and perform automatic pass.
                snddl
       jρ
                                        ; Here, a flush limit is in effect due to an
chkflm:
                ifeq
                        fshlim,#0
       ret
                                ; error condition. Check that the limit is
                                   non-zero before initiating the pass. If
                                   zero, then simply return without passing.
                                ; Check that UPI interface is ready.
snddl: jsrl
                rdwait
                                ; If not, loop until it is.
                                ; Load DATA vector into OBUF for CPU.
       14
                obuf,#vdata
        jsrl
                rdwait
                                ; Check that UPI interface is ready
                                ; (CPU has acknowledged DATA interrupt).
                                ; If not, loop until it is.
                                                                                   TL/DD/9977-27
```

```
rbit
               gie, enir
                                ; Indivisible operation: disable interrupts
                                  momentarily.
       sbit
               passng,bstat
                                 Indicate data being passed to CPU.
       1 d
               numout, numchr
                                ; Sample number of characters in buffer.
                                    This becomes the number of characters to
                                     transfer,
       ifbit
               aerr, alerth.b
                                     unless there is a flush limit in effect,
               numout, fshlim
                                  ; in which case that limit is used.
       1 d
       1 d
               fshlim,#0
                                 Any flush limit is set to zero at this point,
                                ; disabling any data passing until the error
                                   condition is reported.
                                   (This does not need to be conditional.)
       sbit
               qie, enir
                                 End indivisible operation: re-enable
                                  interrupts.
       1 d
               obuf, numout
                                ; Give number of characters to CPU.
       1 d
               cntout, numout; Copy number of characters to temporary
                                  ; count location.
       1 d
               B, cadout
                                ; Initialize for loop below.
                                ; Establish buffer limit.
       14
               K, #topad
                                ; Loop to send characters from data buffer to CPU.
snddlp:
       lds
               A,[B+].b
                                ; Load from next byte in buffer, and increment
                                ; address pointer in B.
                                ; If skip occurs (incremented past end
               andd4
                                ; of buffer), reset pointer to top of buffer.
       14
               B, #botad
                                ; Check that UPI interface is ready.
sndd4: jsrl
               rdwait
                                ; If not, loop until it is.
                                ; Give character to CPU.
               A,obuf
       st
                                ; Check if last character.
       decsz
               cntout
       1p
               snddlp
                                ; No: Loop.
                                ; Yes: Update pointers and buffer status.
       1d
               cadout, B.b
                                ; Update current pointer address in memory.
       rbit
               gie,enir
                                ; *** Begin Indivisible Sequence. ***
       and
               bstat, #x'FC
                                ; Clear PASS and PASSING flags.
       rbit
               pass+4,1cvs
                                ; (DEBUG: Update PASS in LCD Contrast latch.)
       ld
               portah, lcvs
       sbit
               lcvclk, portbh
               lcvclk,portbh
       rbit
                                ; (Set carry for subtraction.)
       SC
                               ; Adjust number of characters in buffer to
       subc
               numchr, numout
                                  reflect those just removed.
       ld
               A, #bufsiz
                                ; Check whether the buffer is any longer
                                   completely full.
       ifqt
               A, numchr
               full,bstat
                                ; No: remove FULL indication (if set).
       rbit
       ifqt
               A, numchr
                                ; (DEBUG: update FULL for LCV latch.)
       rbit
               7,1cvs
                                ; Check whether host was stopped.
       ifbit
               stop,bstat
       jр
               sdstp
                                  Yes: continue,
       jmpl
                                   No: terminate indivisible sequence and
               sdend
                                        return to main loop.
sdstp: ifgt
               stpcnt, numchr
                               ; Check whether number of characters is
                                                                                   TI /DD/9977-28
```

```
; now less than "Stop" value to host.
       jр
               sdstpl
                                ; If not, then return to main loop.
       jmpl
               sdend
                       stop,bstat
                                        ; Clear "Stop Host" flag.
sdstpl:
               rbit
       rbit
               5,1cvs
                                ; Check which port to enable for more data.
       ifbit
               usel,ups
                                ; Check if UART is selected.
                                ; If so, go set up flow control.
       jmpl
               sdusts
               enprm,cps
                                ; Check if Centronics port is selected.
       ifbit.
                                ; If so, go set up Centronics BUSY.
       jmpl
               sdcsts
                                ; Otherwise, do nothing more and return.
       jmpl
               sdend
                                        ; Check if in Centronics Line Mode. If so,
               ifbit
                       clinmd.ackmd
sdcsts:
                                    the CPU itself must command the ACK action.
               sdend
       jmpl
                                  Test whether data communication with
       1d
               A,bstat
                                    host should be allowed to continue.
                                    Bits involved are STOP, CPUBSY, IFCBSY and
       and
               A, #x'3C
                                    FULL.
                                    If no stop conditions are in effect,
               A,#x'00
       ifeq
                                    clear the BUSY indication in CPS
       rbit
               cbusy,cps
                                    (Centronics Port Status) byte in memory.
                                ; If not between the two interrupt services
       ifbit
               14.ircd
                                    of a Centronics strobe, then
       jsrl
               setcen
                                    call Centronics port control setup routine,
                                    to generate ACK/ pulse and clear BUSY.
                                ; (If this sequence does occur between the
                                   leading and trailing edge interrupts for
                                ; STROBE/, then the trailing edge routine
                                ; will pulse ACK/ when it is allowed to run.)
       jmpl
               sdend
                       cus, ups
                                         ; Set UART not busy.
sdusts:
               rbit
                                ; Set DTR handshake appropriately.
       jsrl
               dtron
                                ; Check if a UART transmitter interrupt will
       ifbit
               eti,enui
                                ; be occurring.
                                ; If so, then \bar{n}o further action is required.
       jmpl
                sdend
       ifbit
               xonb,uflow
                                ; Otherwise, if XON protocol is in effect,
                                  then check and perform flow control.
                setuar
       isrl
       jmpl
               sdend
                                ; Then exit to main program.
sdend:
                                ; (DEBUG: Update LCV latch.)
                portah,1cvs
       1 d
       sbit
                lcvclk, portbh
                lcvclk,portbh
       rbit
                                ; *** End Indivisible Sequence. ***
       sbit
                gie,enir
                                ; Return to main program loop.
       ret
                'Main: Send Input Prime interrupt to CPU'
       .form
                                ; Send INPUT PRIME interrupt to CPU.
sndprm:
                                ; Clear ALERT bit.
       rbit
                aprime, alert.b
                                  Check that UPI interface is ready.
       jsrl
                rdwait
                                ; If not, loop until it is.
       ld
                obuf, #vprime
                                ; Load PRIME vector into OBUF for CPU.
       ret
                                ; Return to main program loop.
                                                                                   TL/DD/9977-29
```

```
.form
               'Main: Report a UART DSR change or END OF BREAK'
sndust:
       jsrl
               rdwait
                                ; Check that UPI interface is ready.
                                ; If not, loop until it is.
       14
               obuf, #vustat
                                ; Load UART-STATUS vector into OBUF for CPU.
       isrl
               rdwait
                                ; Check that UPI interface is ready.
                                ; If not, loop until it is.
                                ; * INDIVISIBLE SEQUENCE *
       rbit
               qie, enir
       rbit
               austat, alerth.b ; Clear ALERT bit.
                               ; Load UART Status Byte into OBUF for CPU.
       1 d
               obuf,ustat
                                ; Clear END OF BREAK indication.
       rbit
               brkflg,ustat
       sbit
                                ; * END INDIVISIBLE SEQUENCE *
               gie, enir
                                ; Return to main loop.
       ret
       .form
               'Main: Report a Data Error Condition to CPU'
                                ; Send DATA-ERR interrupt to CPU.
snderr:
       rbit
               aerr, alerth.b
                                ; Clear ALERT bit.
       jsrl
                                ; Check that UPI interface is ready.
               rdwait
                                ; If not, wait until it is.
       1 đ
               obuf.#verr
                                ; Load DATA-ERR vector into OBUF for CPU.
                                ; Check that UPI interface is ready.
       jsrl
               rdwait
                                ; If not, wait until it is.
                                ; Give CPU the offending character.
       ld
               obuf, errchr
       jsrl
                                ; Check that UPI interface is ready.
                rdvait
                                : If not, wait until it is.
       1 d
               obuf, errfqs
                                ; Give CPU the error flags.
                                ; Return to main program loop.
       ret
       .form
                'Main: Send UART Acknowledge interrupt to CPU'
                                ; Send ACK-UART interrupt to CPU.
snduak:
       rbit
                auack, alerth.b
                                ; Clear ALERT bit.
                                ; Check that UPI interface is ready.
               rdwait
       isrl
                                ; If not, loop until it is.
               obuf, #vuack
                                ; Load ACK-UART vector into OBUF for CPU.
       ld
                                ; Return to main program loop.
       ret
       .form
                'Main: Send Diagnostic Interrupt to CPU'
sndiag:
       jsrl
               rdwait
                                ; Wait for UPI interface ready.
                                ; Load vector into OBUF for CPU.
               obuf, #vdiag
       1d
       jsrl
               rdwait
                                ; Wait for UPI interface ready.
                                ; *** Begin Indivisible Sequence ***
       rbit
               qie, enir
                obuf, dsevc
                                ; Transfer Severity Code.
       1 đ
       1 d
                dsevc,#0
                                ; Clear it.
       1 d
                A, derrc
                                ; Get Error Code.
       ld
               derrc,#0
                                ; Clear it.
                                ; Clear ALERT bit.
       rbit
               adiag, alerth.b
       sbit
                                ; *** End Indivisible Sequence ***
               gie, enir
                                                                                   TL/DD/9977-30
```

```
rdwait
                                ; Wait for UPI interface ready.
       isrl
               A,obuf
       st
                                ; Transfer Error Code.
       jsrl
               rdwait
                                ; Wait for UPI interface ready.
                       ; Remaining bytes will have meaning only for
                        ; command errors.
       1 d
               obuf, dbyte
                                ; Transfer Byte Received.
                                : Wait for UPI interface ready.
       isrl
               rdwait
       ld
               obuf, dccmd
                                ; Transfer Current Command.
       jsrl
               rdwait
                                ; Wait for UPI interface ready.
                                ; Transfer Command Count.
       ld
               obuf, dqual
       ret
                                ; Return to main program loop.
       .form
               'UPI (I3) Interrupt: Data from CPU'
       .ipt
               3,upiwr
                                ; Declare upiwr as vector for Interrupt 3.
upiwr:
                                ; Write Strobe received from CPU.
       push
                                ; Save Context
       push
               ps⊌
       14
               upicsv.b,upic ; Save UPIC register image for LAO bit test.
       ifbit
               cmdemp, curcmd
                               ; If expecting first byte of a command,
       jmpl
               firstc
                                ; then go process it as such.
       ld
               A,ibuf
                                ; If not, input it for entry into cpubuf.
       ifeq
               A,#x'A5
                                ; Check for RESET command.
               lcrst
       jр
       ifbit
               la0,upicsv.b
                                ; Check for command argument written to proper
                                ; address.
               lcord
                                ; If so, go process as a normal argument.
       jр
       jsrl
               hangup
                                ; If not, process as a FATAL error, generating
                                ; !DIAG interrupt.
lcrst: ifbit
               la0,upic
                                ; Continue checking for a RESET command.
       jр
               lcord
       jmpl
               xreset
                                ; If so, go reset the HPC.
lcord: x
               A,[cpuad].b
                               ; If not, place it in next available cpubuf
                                ; entry.
       inc
               cpuad
       decsz
               numexp
                                ; If not final byte of command, then return.
       jmpl
               upwret
lastc: 1d
               A, curcmd
                               ; Else, process current command.
       ifbit
               getcnt, A.b
                               ; Check if extended collection is being made.
                                ; If not, then:
               lastcl
       .ip
       sbit
               cmdemp, curcmd
                                   Set command slot available again.
       1d
               cpuad, #cpubuf
                                   Reset CPU buffer pointer to beginning.
lastcl:
               and
                       A.#x'lF
                                        ; Mask off flag bits.
       shl
                                ; Scale by two, and then
       .odd
       jidw
                                ; jump based on command value.
       .ptv
               lcinit,lcselc,lcselu,illc
               illc,illc,illc,illc ; (All these are one-byte commands.)
       .ptw
       .ptv
               lcscst,lcslcv,lcslcd,lcsled
       .ptw
               illc,lcsndu,illc,illc
       .ptw
               illc,illc
                                                                                   TL/DD/9977-31
```

```
; Process INITIALIZE Command.
lcinit:
               1 d
                       rtevs, #x'01
                                        ; Enable only Real-Time Clock interrupts, but
       ifeq
               cpubuf.b,#0
                               ; disable them again if
       rbit
               rtcenb, rtevs
                                  the command argument is zero.
       14
               rtcivl,cpubuf.b ; Put argument into Real-Time
                                  Clock interval.
       14
               rtccnt,cpubuf.b ;
                                  Put argument into Real-Time
                                  Clock count.
                                ; Enable Timer Tl interrupt, if not already
       sbit
                tltie,tmmdl
                                   enabled.
       rbit
                tlstp,tmmdl
                                ; Start timer, if not already running.
       jsrl
               lcibuf
                                ; Initialize buffer parameters.
               alert.w,#0
       14
                                ; Set no events pending.
       1 d
               ackmd,#1
                                ; BUSY will fall during ACK/ pulse.
       1 d
                errchr,#55
                                ; Arbitrary fill for error character.
       ld
                                ; Clear error detail flags.
               errfgs,#0
                                ; Set up initial switch values.
       1 đ
               swlast,#0
       14
               swlsnt,#0
                                ; (Both current and last sent)
                                ; Reset Centronics port: Busy
incent:
               1 d
                        cps, #x'25
                                        ; Initialize Centronics port status byte
                                   in memory. (Busy, and PRIME interrupt
                                   disabled; otherwise normal.)
                                ; Send to Centronics Control Latch.
       jsrl
                setcen
                                ; Reset UART port: Busy
inuart:
                and
                        enui, #x'FC
                                         ; Disable UART by clearing enables on
                                    UART-generated interrupts (except EXUI/,
                                    which is connected to INPUT PRIME/.)
               ups,#x'03
                                ; Flag UART as busy and not selected.
       1d
       1 d
                A,rbuf
                                ; Clear out spurious characters.
       1d
                                ; Clear out spurious error flags.
               A.enur
                                ; Return.
       jmpl
               upwret
lcibuf:
                                ; Internal subroutine to initialize buffer status.
                           Called also from SELECT commands.
       14
                numchr,#0
                                ; Clear count of characters received.
       1 d
                cadin, #botad
                                ; Next character in from comm port goes to
                                   first byte of buffer.
       1 d
                cadout, #botad
                                ; Next port data character out (to CPU)
                                  comes from first byte of buffer.
       14
                                ; No characters being sent to CPU.
                numout.#0
       ld
               cntout,#0
                                ; No characters being sent to CPU.
       1 d
               bstat,#0
                                ; Set buffer ready to receive.
       and
                lcvs, #x'0F
                                ; (DEBUG: Initialize LCV latch high bits.)
       1 d
                portah,lcvs
       sbit
                lcvclk, portbh
       rbit
                lcvclk, portbh
       ret
                                : Return.
                        ; Process SELECT-CENT command.
lcselc:
               and
                        enui, #x'FC
                                        ; Disable UART by clearing enables on
                                                                                   TL/DD/9977-32
```

```
UART-generated interrupts (except EXUI/,
                                    which is connected to INPUT PRIME/.)
                                ; Flag UART not selected.
       rbit
               usel,ups
       ifbit
               flemp, uflow
                               ; If valid UART mode exists,
               lcsecl
       .ip
       isrl
               dtroff
                                ; use it to set DTR to "not ready" state.
lcsecl:
               1 d
                       ackmd,cpubuf.b; Accept ACK/ mode from command buffer.
                                       ; Put "Buffer Pass" value into
       1 d
               pascnt,cpubuf+1.b
                                        ; the PASCNT slot.
               stpcnt,cpubuf+2.b
                                        ; Put "Host Stop" value into
       1 đ
                                         the STPCNT slot.
               lcibuf
                               ; Initialize buffer parameters.
       isrl
               ifbit
                       uart,irpd
                                        ; Check to see if INPUT PRIME/ interrupt is
primlp:
                                    still asserted. If so, wait here.
       jр
               primlp
       shit
                               ; Set up STROBE detector to see leading edge.
               i4.ircd
       lđ
               irpd, #x'EF
                                ; Clear any spurious interrupt triggered by
                                 polarity change.
       shit
                                  Enable interrupts on I4 (STROBE).
               14 enir
       sbit
               uart, enir
                                ; Enable INPUT PRIME/ interrupt (through
                                    UART vector).
       ld
                                ; Set Centronics interface byte not busy,
               cps.#x'A9
                                    selected, and all status bits normal.
       jsrl
               setcen
                                ; Clears BUSY signal and generates ACK/ pulse
                                 according to current mode in ACKMD.
       jmpl
               upwret
                                : Return.
                       ; Process SELECT-UART command.
                       A,divby.b
                                       ; Process UART baud selection.
lcselu:
               14
               A,#x'0F
                               ; Strip out old baud rate selector.
       and
       вt
               A,cpubuf+7.b
                               ; Save (in unused area of the command buffer),
                                ; and start processing new value.
               cpubuf.b, #x'08 ; Check if out of range.
       ifat
       jsrl
               hangup
       ld
               A.#10
       SC
       subc
               A, cpubuf.b
                               ; Convert to DIVBY field format.
       swap
                               ; Place value in correct field.
                               ; OR with Microwire rate field.
               A,cpubuf+7.b
       or
       st
               A, divby.b
                               ; Place back in DIVBY register.
               uframe,cpubuf+1.b; Get requested frame format.
       1 d
                               ; Discard unused bits.
       and
               uframe, #x'07
       sbit
               b8or9,enu
                               ; Set 9-bit mode for 8-bit data plus parity.
                               ; If 7-bit plus parity, or 8-bit without parity,
       ifgt
               uframe,#1
               b8or9,enu
                                ; then change this setting to 8-bit mode.
       rbit
       rbit
               b2stp,enui
                               ; Initialize to one Stop bit.
               uframe,#3
       ifea
                               ; Test for number of Stop bits requested,
       sbit
               b2stp,enui
                               ; and set up UART hardware accordingly.
       ifqt
               uframe,#5
       sbit
               b2stp,enui
                               ; Set up handshaking mode. This also clears
       14
               A,cpubuf+2.b
       and
               A, #x'0F
                               ; the FLEMP bit automatically.
               A, uflow
       st
                                                                                  TI /DD/9977-33
```

```
1 d
               pascnt,cpubuf+3.b
                                        ; Put "Buffer Pass" value into
                                          the PASCNT slot.
       1 d
               stpcnt,cpubuf+4.b
                                        ; Put "Host Stop" value into
                                          the STPCNT slot.
       jsrl
               lcibuf
                               ; Initialize buffer parameters.
               cps, #x'25
       1 d
                               ; Set up Port A to disable and de-select
                                  Centronics port, and disable
                                  INPUT PRIME interrupt.
                                ; Clear the Centronics Line Mode bit.
       rbit
               clinmd, ackmd
       jsrl
               setcen
                                ; Send to Centronics latch and to Busy flag.
                                ; Disable Centronics STROBE interrupt.
       rbit
               14,enir
       1 d
               A,rbuf
                                 Clear any pending character before selection.
       14
               A,enur
                                 Clear any error indications before selection.
                                ; Enable receiver interrupt.
       shit
               eri,enui
                                ; Disable transmitter interrupt.
       rbit
               eti,enui
       ld
               ups, #x'80
                                ; Set UART port selected, not busy, and
                                ; no characters being sent or waiting to be
                                 sent.
       ld
               ustat, #x'01
                                ; Set DSR ready(will trigger interrupt if not).
       sbit
               uart,enir
                               ; Enable UART interrupt.
       ifbit
               dtrb0,uflow
                               ; Initialize DTR pin according to new mode.
               lcslul
       jр
       rbit
               dtr,portbl
       jр
               lcslu2
lcslul:
                       dtr,portbl
               sbit
lcslu2:
       jmpl
               upwret
                                : Return.
                       ; Process SET-CENT-STS Command.
                       cps,cpubuf.b
                                        ; Load Centronics Port Status from byte
lcscst:
               1 d
                                    provided by CPU.
       jsrl
               setcen
                                ; Perform ACK/ if new status calls for it.
       jmpl
               upwret
                        ; Process SET-CONTRAST Command.
                                        ; Load LCD Voltage latch (Contrast) from byte
lcslcv:
               1 d
                       A, cpubuf.b
                                    supplied by CPU.
       COMP
                                ; (3-bit value is in complemented form.)
               A,#x'07
       and
                                  Use only lower three bits.
                                ; Clear field in memory image.
       and
               lcvs, #x'F8
                                ; Merge new field into image.
               lcvs,A.b
       or
                                ; Place on Port A (input to latch).
       1 d
               portah,lcvs
       sbit
               lcvclk, portbh
                                ; Clock latch.
       rbit
               lcvclk,portbh
       jmpl
               upwret
                       ; Process SEND-LCD Command.
lcslcd:
               ifbit
                       getcnt, curcmd
                                                ; Check for first or second collection
               lcslcl
       jmpl
                                        ; phase.
                                                                                   TL/DD/9977-34
```

```
; Second phase: begins execution of the LCI
lcslc2:
                                    command.
                                        ; Copy CPU buffer to LCD string buffer.
       1 d
               lcdbuf.w,cpubuf.w
               1cdbuf+2.w,cpubuf+2.w
       1 d
               lcdbuf+4.w,cpubuf+4.w
       1 d
       lđ
               lcdbuf+6.w,cpubuf+6.w
                                        ; Move number of characters to string
               lcdsct,lcdnum
       1 d
                                        ; count byte
       inc
               lcdsct
                                        ; (incremented by one because of
                                           extra interrupt occurring after
                                            last character has been sent).
       ld
               lcdsix,#lcdbuf
                                        ; Set string pointer to first byte.
                                        ; Move flag bits to string location.
       ld
               lcdsfg,lcdfgs
                                        ; Set up R6 and T6 to trigger string
       1 d
               r6, #x'FFFF
               t6,#0
                                        ; transfer.
       1 d
                                        ; Enable timer T6 interrupt.
               t6tie,pwmdh
       shit
                                        ; Start timer to trigger (immediate)
       rbit
               t6stp,pwmdh
                                        ; interrupt from timer T6.
               upwret
       jmpl
                                        ; First phase: Prepare to collect up to 8
lcslcl:
                                    more bytes of command.
                                        ; Get flag bits supplied by CPU.
               lcdfgs,cpubuf.b
       1 d
                                        ; Get character count from CPU.
       ld
               lcdnum,cpubuf+1.b
                                        ; Request another collection of
       1 d
               numexp,lcdnum
                                        ; data from the CPU (the string of
                                           data for the panel).
                                        ; Reset CPU collection pointer to start
       1 d
               cpuad, #cpubuf
                                          of command buffer.
       rbit
               getcnt, curcmd
                                        ; Declare that it will be the final
                                        ; collection.
       jmpl
               upwret
                        ; Process SEND-LED Command.
                                        ; Load LED latch from byte supplied by CPU.
lcsled:
               ld
                                ; (Data goes to LED's in complemented form.)
       comp
       st
               A, portah
                                ; Place new value on Port A (input to latch).
                               ; Clock latch.
       sbit
                ledclk,portbh
                ledclk,portbh
       rbit
       jmpl
               upwret
                        ; Process SEND-UART Command.
lcsndu:
       1 d
                uschr, cpubuf.b; Queue this character,
                                ; and request transmission at next
       sbit
               schr, ups
                                    transmitter interrupt.
                                ; Check to see if another character is
       ifbit
               eti.enui
       jmpl
                upwret
                                   already being sent (transmitter interrupt
                                   enabled).
                                   If not, then call flow control routine to
       isrl
                setuar
                                     send it.
       jmpl
                upwret
                                ; Return.
                                                                                   TI /DD/9977-35
```

```
'Processing of First Byte of Command (Code)'
       .form
                  One-byte commands are processed in this section.
                  Longer commands are scheduled for collection of
                    remaining bytes, and are processed in routines
                    above.
                       A, ibuf
                                        ; Get command from UPI port.
firstc:
               1 d
                                ; Check for out-of-sequence condition
       ifbit
               la0,upicsv.b
                                ; (argument instead of command).
                                ; If so, process as a FATAL error (previous
       jsrl
               hangup
                                ; command was too short).
                        ; Processing of RESET command.
       ifeq
               A, #x'A5
                                ; Check for RESET command.
               xreset
       jр
       jр
               fcord
                                ; This code is entered whenever a RESET
                                ; command is received.
xreset:
       1 d
               obuf, #vdiag
                                ; Present dummy value for CPU,
                                  (in case a value was already in OBUF),
               rdwait
                                   and wait for it to be read by CPU.
       jsrl
                                ; Initialize registers.
               A,#0
       1 d
       st
               A,upic.b
       st
               A, ibuf.w
                                ; (Actually all of DIRA.)
               A.dirb.w
       st
       st
               A,bfun.w
               A,ircd.b
       st
               A,portp.w
       st
                                ; Then, through RESET vector,
       st
               A,sp.w
       st
               A, psv. v
                                ; jump to start of program.
       ret
                        ; Here, process an ordinary command (not RESET).
fcord:
                                ; Use only least-significant 5 bits.
       and
               A,#x'lF
       ifqt
               A, #x'll
                                ; Check for command out of range.
       jmpl
               ille
                                ; Save as current command.
       st
               A, curcmd
                                ; Scale by two, and then
       shl
       .odd
       jidw
                                ; jump based on command value.
       .ptw
               fcinit, fcselc, fcselu, illc
       .ptw
               fcflsh,fccbsy,fccnby,fcifby
       .ptv
               fcscst, fcslcv, fcslcd, fcsled
       .ptw
               fcbeep, fcsndu, fcusts, illc
               illc,illc
       .ptw
fcinit:
                                        ; First byte of INITIALIZE command.
                        numexp,#1
                                ; Expects 1 more byte (RTC interval).
               upwret
                                ; Return.
       jmpl
fcselc:
                                     ; First byte of SELECT-CENTRONICS command.
                        numexp,#3
                                                                                   TL/DD/9977-36
```

```
; Expects 3 more bytes (ACK-Mode, Pass-Count,
                                ; Stop-Count).
       jmpl
               upwret
                                : Return.
                                        ; First byte of SELECT-UART command.
fcselu:
               1 d
                       numexp,#5
                                  Expects 5 more bytes (baud, frame,
                                  handshake, Pass-Count, Stop-Count)
                                ; Return.
               upwret
       jmpl
                       ; Processing of one-byte FLUSH-BUF command.
                       aflush, alert.b ; Set flush request bit in ALERT byte.
fcflsh:
               shit
       sbit
               cmdemp,curcmd
                              ; Set command byte empty (end of command).
       jmpl
               upwret
                       ; Processing of one-byte CPU-BUSY command.
                       cpubsy, bstat ; Set CPU Busy bit in BSTAT byte.
fccbsy:
       sbit
               6.1cvs
                               ; (DEBUG: set also CPU Busy bit in LCV latch.)
       1 d
               portah,lcvs
       sbit
               lcvclk, portbh
               lcvclk,portbh
       rbit
                               ; Set command byte empty (end of command).
       sbit
               cmdemp, curcmd
       jmpl
               upwret
                       ; Processing of one-byte CPU-NOT-BUSY command.
                       cpubsy, bstat ; Reset CPU Busy bit in BSTAT byte.
fccnby:
               rbit
       rbit
               6,1cvs
                               ;(DEBUG: reset also CPU Busy bit in LCV latch.)
               portah, lcvs
       ld
               lcvclk,portbh
       sbit
       rbit
               lcvclk, portbh
       sbit
               cmdemp, curcmd; Set command byte empty (end of command).
       jmpl
               upwret
fcifby:
                                ; Processing of one-byte SET-IFC-BUSY command.
                       ; This command (one byte) sets the interface busy
                           immediately, to stop characters from the external
                           system.
               cmdemp, curcmd
                               ; Set command byte empty (end of command).
       sbit
       ifbit
               usel,ups
                                ; Check if UART is selected.
                                ; If so, go set up flow control.
       jmpl
               fcibyu
               enprm,cps
                                ; Check if Centronics port is selected.
       ifbit
       jmpl
               fcibyc
                                ; If so, go set up Centronics BUSY status.
                                ; Otherwise, error. Stop.
       jsrl
               hangup
fc1byu:
                                        ; Set UART port busy.
                                ; Set UART input port status busy.
       sbit
               cus, ups
                                ; Set DTR handshake appropriately.
               dtroff
       isrl
       ifbit
               eti,enui
                                ; Check if UART transmitter busy.
                                   If so, flow control will happen
       jр
               fcibyl
                                     automatically.
                                    If not, then if XON mode is selected,
       ifbit
               xonb.uflow
               setuar
                                     invoke flow control routine.
       jsrl
fcibyl:
                       upwret
               jmpl
                                ; Set Centronics port busy.
                       ifcbsy,bstat ; Set Interface Busy bit in BSTAT byte.
fcibyc:
               sbit
                               ; Set BUSY bit in Centronics Port Status byte.
       sbit
               cbusy,cps
       jsrl
               setcen
                                 Change Centronics port control latch
                                   accordingly.
       sbit
               cmdemp, curcmd
                              ; Set command byte empty (end of command).
       jmpl
               upwret
                                                                                  TL/DD/9977-37
```

```
; First byte of SET-CENT-STS command.
              ld numexp,#1; Set up to expect one more byte.
fcscst:
      jmpl
              upwret
                            ; First byte of SET-CONTRAST command.
                    numexp,#1; Set up to expect one more byte.
fcslcv:
              1 d
      jmpl
              upwret
                             ; First byte of SEND-LCD command.
fcslcd:
              1 d
                   numexp,#2; Set up to expect one more byte.
      sbit
              getcnt,curcmd
                           ; Note extended collection mode in Current
                             ; Command byte.
              upwret
      jmpl
                             ; First byte of SEND-LED command.
                   numexp,#1; Send to LED's: Set up to expect one more byte.
fcsled:
              1 đ
      jmpl
              upwret
                             ; Process one-byte BEEP command.
fcbeep:
              sbit cmdemp, curcmd; No arguments; set CURCMD byte empty.
      sbit
              t7tfn,portph ; Enable beep tone to panel speaker.
                             ; Enable Timer TO interrupt.
      sbit
              tOtie,tmmdl
      1 d
              beepct,#19
                            ; Initialize duration count (approximately
                            ; I second, in units of Timer TO overflows).
      jmpl
              upvret
                             ; First byte of SEND-UART command.
              ld numexp,#1; Send to UART: Set up to expect one more byte.
fcsndn:
      jmpl
              upwret
                            ; Process one-byte TEST-UART command.
              sbit cmdemp,curcmd; No arguments; set CURCMD byte empty.
fcusts:
      sbit
              austat, alerth.b; Force UART Status interrupt.
      jmpl
              upwret
illc: jsrl
              hangup
                           ; Process illegal command codes.
                            ; Return from UPI Write interrupt.
upwret:
                                    ; Restore Context
      pop
              psw
      pop
      reti
      .form
             'Timer Interrupt Handler'
              5,tmrint
                            ; Declare entry point for Timer Interrupt.
      .ipt
tmrint:
              nush
                                    ; Save context.
      push
              R
      push
              psw
              ifbit tlpnd,tmmdl ; Poll for Timer Tl interrupt (Real-Time Clock).
tlpoll:
      jmpl
              tlint
                           ; If set, go service it.
              ifbit t6pnd,pwmdh
t6poll:
                                  ; Poll for Timer T6 interrupt (LCD Panel Timing
                        ; Interrupt).
      jmpl
              t6int
                                                                           TI /DD/9977-38
```

```
t0poll:
               ifbit
                        tOpnd,tmmdl
                                        ; Poll for Timer TO interrupt (Beep Duration).
               t0pdg
                               ; If set, check the Enable bit; TO is not
       jp.
                tonotp
                                ; always enabled to interrupt when it runs.
       jр
tOpdg: ifbit
                tOtie,tmmdl
                                ; If enable is also set, then go service TO.
       jmpl
               t0int
tOnotp:
                                        ; (This label is deliberately here.)
noint: jsrl
               hangup
                                ; Error: no legal timer interrupt pending.
               'Timer Tl Interrupt Service Routine'
       .form
tlint: sbit
               tlack,tmmdl
                                ; Acknowledge Tl interrupt.
       ifbit
               rtcenb, rtevs
                                ; Check if RTC interrupts are enabled.
       ıίρ
               tlintl
               kbdchk
                                ; If not, then go check other events.
       jmpl
tlintl:
               decsz rtccnt
                                       ; Decrement interval value.
                                ; If interval has not elapsed, then go check
                kbdchk
       jmpl
                                ; for other events.
       1 d
               rtccnt, rtcivl
                              ; Reload counter value for next interval.
                              ; Check if CPU has received previous interrupt
       ifbit
               artc,alert.b
                                ; request; report error if not.
               tlrerr
       jр
               artc,alert.b
       sbit
                              ; Set Real-Time Interrupt request to main
                                ; program.
       .jp
                kbdchk
                               ; Signal NOTE severity. ; Signal multiple-RTC error.
tlrerr:
                       0,dsevc
               sbit
       shit
               7,derrc
       sbit
               adiag, alerth.b ; Request !DIAG interrupt from main program.
kbdchk:
                                        ; Check keyboard switches.
       rbit
               astts,portbh
                              ; Enable pushbutton data to Port D.
       1 d
               A, portd
                               ; Sample pushbutton switches.
       sbit
                              ; Disable pushbutton data to Port D.
               astts, portbh
       xor
               A, #x'FF
                               ; Complement low-order 8 bits of A.
               A,swlast
                                ; Exchange with last sample.
       X
       ifeq
               A,swlast
                                ; Check if the data is stable (same as last
                                ; sample).
               kbintl
       .ip
               dsrchk
       jmpl
                                ; If not, go check other events.
kbintl:
               ifeq
                       A,swlsnt
                                        ; Check if the data differs from the last
                               ; pattern sent to the CPU.
       jmpl
               dsrchk
                                ; If not, go check other events.
               A,swlsnt ; Place new pattern in "last sent" location. abutton,alerth.b ; Request "BUTTON-DATA" interrupt to CPU.
       st.
       sbit
dsrchk:
                                ; Check for status of DSR signal if mode selected.
       ifbit
               usel,ups
                               ; Check if UART is selected.
       jр
               dsr0
                               ; If not, skip both DSR and BREAK checking.
       jmpl
               tmochk
                                ; Check if DSR input should be checked.
               dsrb,uflow
dsr0:
      ifbit
       jр
               dsrl
               brkchk
       jmpl
dsrl:
               A.#x'01
      1 d
                               ; Initialize Accumulator to check DSR.
       ifbit
               dsr,port1
                               ; Check current state of DSR pin.
       rbit
                                ; Clear LSB of A if DSR pin set.
               0,A
                                ; Register B holds DSR state (1 = DSR Ready).
       st
               A.B
       ifhit
               dsrflg,ustat
                               ; Check last DSR state given to CPU.
       xor
               A, #x'01
                               ; Toggle LSB of A if set.
                                ; If LSB of A is still set, then must send
       ifbit
               0,A
                               ; UART-STATUS interrupt to CPU.
       jp.
               dsr2
                                                                                    TI /DD/9977-39
```

```
; Else, go check BREAK status.
               brkchk
       impl
dsr2:
       rbit
               dsrflg,ustat
                               ; Report new state of DSR to CPU.
       ifbit
               0,B.b
       sbit
               dsrflg,ustat
               austat, alerth.b; Request main program to generate !UART-STATUS.
       shit
                               ; Now, enable or disable UART receiver based on
       ifbit
               dsron
                                ; new DSR state.
       jр
dsroff:
                                       ; If DSR is now inactive, disable receiver
               rbit
                       eri,enui
                              ; interrupts.
       jmpl
               brkchk
                               ; If DSR is now active, check to see whether
dsron: ld
               A, ups
                               ; receiver may be re-enabled: must test
               A, #x'60
       and
               A,#x'00
                               ; for BREAK condition and Multiple Character
       ifgt
               brkchk
                               ; Error condition, which disable the receiver
       jmpl
                                  until a SELECT-UART command. If not
       sbit
               eri,enui
                               ; permanently disabled then re-enable it here.
       1 d
               A.rbuf
                               ; Also remove any garbage characters and error
                                ; indications seen while DSR was inactive.
       14
               A, enur
brkchk:
               ifbit
                       brkmd, ups
                                        ; Check whether BREAK has been detected.
       jр
               brkmdl
               tmochk
                                ; Go check for other events if not.
       jmpl
                       txd,portbl
brkmdl:
               ifbit
                                     ; Check UART data input pin.
               brkmd2
                               ; If set, BREAK pulse is done.
       jp.
                               ; Otherwise, go check for other events.
       jmpl
               tmochk
brkmd2:
               rbit
                      brkmd, ups
                                       ; Clear BREAK mode in UART Port Status byte.
                              ; Set END OF BREAK bit in UART status to CPU.
       sbit
               brkflg,ustat
               austat, alerth.b; Request main program to generate !UART-STATUS.
       sbit
                        ; *** Insert other RTC events here. ***
tmochk:
                                ; Return from Timer Tl interrupt.
       jmpl
               tmrret
               'Timer T6 Interrupt Service Routine'
                        ; Timer T6 interrupt routine: sends characters from
                       ; LCD String Buffer to the panel.
t6int: sbit
               t6stp.pwmdh
                               ; Stop timer T6.
                                ; Acknowledge T6 interrupt.
       shit
               t6ack, pwmdh
       decsz
               lcdsct
                                ; Decrement LCD character count.
                                ; If not done, go send another character.
               t6nxtc
       jmpl
               alcdak, alert.b ; If done, request main program to send LCD
       sbit
                                ; Acknowledge interrupt to CPU.
       impl
               terret
t6nxtc:
               14
                       A,lcdsfg
                                        ; Get flags byte (for panel RS signal).
                                ; Shift right, LSB into carry.
       shr
       st
               A,lcdsfg
                                ; Store shifted value back.
                                ; Determine proper state for RS signal from
       sbit
               pnlrs,lcvs
                                ; current character's flag (= flag inverted).
       ifc
       rbit
               pnlrs,lcvs
                                ; Send new RS value to LCD Voltage (LCV) latch.
       1 d
               portah, lcvs
                lcvclk, portbh
                                ; Clock the latch. RS signal is now valid.
       shit
       rbit
               lcvclk, portbh
                                ; Get next LCD character from string buffer.
       1 d
                A.[]cdsix].b
                                ; Increment character pointer.
       inc
               lcdsix
                                ; Complement character, then
       comp
                                                                                  TL/DD/9977-40
```

```
; place it on Port A for LCD display.
               A, portah
       s t
       rbit
               pnlclk,portbl
                               ; Clock it into panel.
               pnlclk,portbl
       sbit
                               ; Restore A to uncomplemented form for
       COMD
                               ; test performed below.
       1 d
               t6,#148
                               ; Set up normal delay time in timer T6
                               ; (120 microseconds).
       ifqt
               A,#x'03
                               ; Check whether the longer delay
                               ; (4.9 milliseconds) is necessary.
               t6nxt2
       qt.
                                 This happens if RS=0 and the byte sent to
       ifnc
                                 the panel is a value of hex 03 or less.
               t6,#6022
                               ; If so, change timer to 4.9 milliseconds.
       1 d
t6nxt2:
               rbit
                       t6stp,pwmdh
                                       ; Start Timer T6 to time out the character.
                               ; Return from the interrupt.
       jmpl
               tmrret
       .form
               'Timer TO Interrupt Service Routine'
                       ; Count duration of beep tone. Restore beep signal
tOint:
                       ; to zero and re-enable switch sampling interrupt
                          when done.
               t0ack,tmmd1
                               ; Acknowledge interrupt from Timer TO.
       shit
       decsz
               beepct
                               ; Check whether beep time has finished.
                               ; No: return from interrupt.
       jmpl
               tmrret
                               ; Yes: disable Timer TO interrupts and
       rbit
               tOtie, tmmdl
                                        continue.
               portph, #x'0F
                               ; Disable speaker output.
       jmpl
               tmrret
                               ; Return from interrupt.
                       ; Common return for timer interrupt service routines.
                                      ; Restore context.
tmrret:
                       ps₩
               pop
       pop
               В
       pop
       reti
       .form
               'Centronics Port Interrupt Handler'
       Centronics Port Interrupt Handler
               (Pin I4 rising edge)
       Note that cadin is an 8-bit quantity; buffer must be
               contiguous within the basepage area.
       .ipt
               4.cenint
cenint:
               push
                       psw
                                      ; Save context.
       push
               Α
       push
               В
       push
               ; Decide whether to process leading or trailing edge interrupt.
       ifbit
               i4,ircd
                            ; Check polarity of detector.
                               ; Leading edge (rising on I4 pin).
               cstrbl
       jmpl
       jmpl
               cstrbt
                               ; Trailing edge (falling on I4 pin).
cstrbl:
                               ; STROBE/ leading edge service routine.
                                                                                  TL/DD/9977-41
```

```
ld
               K,#topad
                               ; Reg. K gets buffer top address.
       sbit
               astts,portbh
                               ; Make sure pushbutton buffer is off.
               cdata, portbh
                               ; Enable Centronics data to Port D.
       rbit
                       ; Test whether there is room for another byte
                       ; in the data buffer.
                               ; If FULL bit set,
       ifbit
               full.bstat
                                ; process this character as an error
       jmpl
               cenerr
                                ; (Buffer Overflow).
       ld
               B,cadin
                               ; Get current buffer input address.
                               ; Get character.
               A,portd
       14
       XS
               A,[B+].b
                                ; Store in table.
               cen0
                               ; If skip,
       jр
               B.#botad
                                   then wrap input pointer to beginning
       14
               cadin,bl.b
                                    of buffer; else just increment it.
cen0:
      1 d
                                ; Increment number of characters.
cenl: inc
               numchr
               pascnt, numchr
                                ; Check if buffer full enough to send.
       ifgt
               cenlex
                                      No: end of service.
       jmpl
       sbit
                                      Yes: indicate buffer ready to pass.
               pass,bstat
                                ; (DEBUG: report status in LCD Contrast latch.)
       sbit
               4,lcvs
       ld
               portah,lcvs
               lcvclk,portbh
       sbit
       rbit
               lcvclk,portbh
                               ; Check if buffer too full for more
               stpcnt, numchr
       1fgt
                                      host characters.
                                  No: end of service.
       impl
               cenlex
       sbit
               cbusy,cps
                                ; Yes: set Centronics port status busy.
                                         set Buffer Status as "STOPPED".
       sbit
               stop, bstat
                                ; (DEBUG: report status in LCD Contrast latch.)
       sbit
               5,lcvs
       ld
               portah, lcvs
       sbit
               lcvclk, portbh
       rbit
               lcvclk,portbh
               numchr, #bufsiz ; Check if buffer completely full.
       ifeq
                                ; Yes: set condition.
               full,bstat
       sbit
       jmpl
               cenlex
                                         Update Centronics latch and quit.
                                ; Error handler: invoked if BUSY flag fails to stop
cenerr:
                          host processor and the HPC's data buffer overflows
                          as a result.
       sbit
               cbusy,cps
                                ; Set busy indication in Centronics Port
                                    Status byte (to keep BUSY asserted to host
                                    when ENCDATA/ signal is removed later).
                                    This should not be necessary except in case
                                    of an internal error in this program.
                                ; (DEBUG: report error in LCD Contrast latch.)
       sbit
               7.1cvs
       1 d
               portah,lcvs
       sbit
               lcvclk, portbh
               lcvclk,portbh
       rbit
       ifbit
               aerr, alerth.b
                                ; If an error has already been posted,
                                    handle as a multiple error.
               cenmer
       jр
       jmpl
               cenler
                                ; Else, report single error.
                                                                                   TI /DD/9977-42
```

```
bufovf, errfgs ; OR in the buffer overflow condition.
cenmer:
                              ; Update error conditions byte to also report
       sbit
               errovf, errfqs
                                 an error overflow.
       rbit
                                ; Disable STROBE interrupt until re-initialized
               i4.enir
                               ; by CPU.
       jmpl
               cenlex
                               ; Return from the interrupt.
                      aerr,alerth.b
                                      ; Signal an error.
cenler:
               sbit
       1 d
               errfqs, #x'10
                               ; Report buffer overflow as reason.
                               ; Place character in ERRCHR slot for report to
       ld
               errchr, portd
                                  CPU.
       1d
               fshlim, numchr
                               ; Establish limit on future flushes.
                               ; Return from the interrupt.
       jmpl
               cenlex
cenlex:
                               ; Exit from Centronics STROBE/ leading edge.
       1 d
                               ; Prepare to keep BUSY active when ENCDATA/
               A,cps
       sbit
               cbusy, A.b
                                ; is removed.
       st
               A, portah
                               ; Send CPS byte (with BUSY set) to Centronics
                                ; status latch.
                                ; (Pulse latch strobe.)
               cenclk, portph
       sbit
       rbit
               cenclk, portph
                               ; Remove Centronics data enable; loads BUSY
       sbit
               cdata, portbh
                                ; signal with a "l".
       rbit
               i4,ircd
                                ; Set I4 strobe pin to trigger on STROBE/
                                  trailing edge.
                                 Check if strobe has already gone away.
       ifbit
               14, porti
                                  If not, just return (no ACK/ pulse).
       jmpl
               cenend
                                   The "cstrbt" routine will be activated then
                                   whenever STROBE/ goes away, by means of the
                                   I4 interrupt.
       jmpl
               cstrbt
                                  If so, there is a very small possibility
                                   that the interrupt request may have been
                                   lost due to it changing while the polarity
                                    bit in IRCD was being changed above.
                                    Jump to trailing edge service routine
                                    directly from here.
cstrbt:
                                ; Centronics STROBE/ trailing edge.
                                ; Set up for leading edge detection again.
       sbit
               i4,ircd
               irpd, #x'EF
                                ; Clear interrupt I4, in case the leading edge
       1 d
                                ; routine came directly here. (No hardware
                                  clear of the request occurs in that case.)
                                ; Go update Centronics port, with ACK/ pulse
       jmpl
               cenupd
                                ; if necessary.
       Return from interrupt.
       ; With Centronics Port update.
                                        ; Update Centronics Control signals
cenupd:
              jsrl setcen
                                ; from CPS byte.
       ; Without Centronics Port update.
                                        ; Restore context from stack and return from
cenend:
                     K
               pop
                                 Centronics interrupt.
               В
       pop
       pop
               Α
                                                                                  TL/DD/9977-43
```

```
pop
               psw
       reti
                                ; Return from Centronics interrupt.
       Subroutine SETCEN.
       Sets up Centronics Port control signals according to CPS byte.
       Generates ACK signal (if called for) according to current
               Centronics timing mode (in ACKMD byte).
       Trashes Accumulator.
                rbit
                        cdata, portbh
                                        ; Start with ENCDATA/ low, regardless
setcen:
                                ; of previous state.
       ifbit
                cbusy, cps
                                ; Check if BUSY flag should stay set.
       jmpl
                noack
                                ; If so, no ACK/ pulse.
                                ; Get ACK/ mode,
       1 d
                A.ackmd
                                ; and extract the timing field.
       and
                A,#x'03
       jid
                                 ; Branch based on ACK/ timing mode.
       .pt
                aab, aba, baa
       1d
                                ; BUSY low after ACK/ pulse.
aab:
                portah, cps
                                ; ACK/ falling edge.
                cack, portah
       rbit
                                         Pulse CCTLCLK to load latch.
       sbit
                cenclk, portph
                cenclk, portph
       rbit
                cack,portah
                                   ACK/ rising edge.
       sbit
                                         Pulse CCTLCLK to load latch.
       sbit
                cenclk, portph
                cenclk, portph
       rbit
                cdata, portbh
                                ; Load BUSY flag.
       shit
       ret
                portah,cps
                                ; BUSY low during ACK/ pulse.
aba:
       1 d
                                   ACK/ falling edge.
       rbit
                cack, portah
       sbit
                cenclk, portph
                                         Pulse CCTLCLK to load latch.
                cenclk, portph
       rbit
                                 ; Load BUSY flag.
       sbit
                cdata, portbh
       sbit
                cack, portah
                                 ; ACK/ rising edge.
                                         Pulse CCTLCLK to load latch.
                cenclk, portph
       sbit
       rbit
                cenclk, portph
       ret
                                 ; BUSY low before ACK/ pulse.
baa:
       l d
                portah,cps
       sbit
                cdata, portbh
                                ; Load BUSY flag.
                cack, portah
                                   ACK/ falling edge.
Pulse CCTLCLK to load latch.
       rhit
                cenclk, portph
       sbit
       rbit
                cenclk, portph
       sbit
                cack, portah
                                    ACK/ rising edge.
                                         Pulse CCTLCLK to load latch.
       shit
                cenclk, portph
       rbit
                cenclk, portph
       ret
noack: ld
                portah,cps
                                 ; BUSY high: Set Centronics latch.
       sbit
                cenclk, portph
                                 ; Pulse CCTLCLK to load latch.
       rbit
                cenclk, portph
                                 ; Load Centronics BUSY signal (high).
       sbit
                cdata,portbh
       ret
                'UART and Input Prime Interrupt Handler'
        . form
                                 ; UART Interrupt Vector
       .ipt
                6,uarint
                                                                                     TL/DD/9977-44
```

```
This interrupt can indicate any of three conditions:

    A character has been sent, and the transmitter
is again ready (label "uarout").

                       A character has been received (label "uartin").
                    3) A Centronics INPUT PRIME event has been detected
                            (label "uarprm").
uarint:
               push
                        psw
       push
               Α
       push
               В
       push
               K
       push
       ifbit
                                ; Check if UART selected.
               usel,ups
       jmpl
               uarchr
                                ; If so, go process a character interrupt.
                                ; Check if PRIME interrupt enabled
       ifbit
               enprm,cps
                                ; from Centronics port. If so,
       jmpl
               uarprm
                                   this means that the Centronics port
                                   is selected, and it must be a PRIME
                                   event.
                                ; Else, there is an error. Stop.
       jsrl
               hangup
uarchr:
                                        ; Check for Receiver interrupt.
               ifbit rbfl,enu
                                ; Go process input character if so.
       jmpl
               uartin
       ifbit
                tbmt,enu
                                ; Check for Transmitter interrupt.
                                ; Go process output interrupt if so.
       jmpl
               uarout
                                ; Else, there is an error. Stop.
       isrl
               hangup
       . form
               'UART Output Routine'
uarout:
                                ; Here, the interrupt is because a character has just
                            been sent and the transmitter buffer is now empty.
       ifbit
                icpu,ups
                                ; Check if the CPU needs to be informed.
       jmpl
               uicpu
       impl
               unicpu
uicpu: sbit
                auack, alerth.b ; Request main program to interrupt CPU for
                                ; UART acknowledge.
                                ; Reset "Interrupt CPU" status on UART.
       rbit
                icou.ups
       jmpl
               unicpu
                                ; Continue processing of interrupt.
unicpu:
                ifbit
                       xonb,uflow
                                        ; If XON mode selected,
                                ; check UART handshake status and take any
       jsrl
               setuar
                                  appropriate action.
                                ; Return.
       jmpl
               uarret
                'UART Input Routine'
       .form
uartin:
                                         ; UART data input routine.
                                ; Get image of error flags and RBIT9.
       14
               A.enur
                                ; Get character.
       1d
               uinchr, rbuf
       st
               A, enrimg
                                ; Save image of ENUR for further processing.
                                ; Check for hardware-detected errors.
       and
               A, #x'C0
                                ; Mask for error bits (Overrun/Framing).
       1 d
                X,uinchr
                                ; Prepare for parity check.
                                                                                   TL/DD/9977-45
```

```
1 d
               B.#evntbl
                               ; Initialize B to point to Even Parity table.
                               ; Parity processing depends on selected
               A,uframe
      х
                                  frame format, so branch to proper
       jid
                                  parity processing routine.
               uiod8,uiev8,unopar,unopar
       .pt
               uiod7, uiev7, uiod7, uiev7
       .pt
                       ; Processing for 8-bit characters with parity.
uiod8: ld
                              ; For odd processing, change parity table base.
               B,#oddtbl
                               : Recover cumulative errors in accumulator.
uiev8: x
               A, uframe
       ifbit
               frm, A.b
                               ; Check for BREAK condition: if framing error,
               ufer8
       jp.
               u8nbrk
       jр
ufer8: ifgt
               uinchr,#0
                               ; and data field is all zeroes,
               u8nbrk
       ď.
                               ; and 9th bit also zero,
               rbit9, enrimg
       ifbit
               u8nbrk
       jр
       ifbit
               onebrk, ups
                               ; then check if this is the second
                                   consecutive BREAK.
       jр
               u82brk
       sbit
               onebrk, ups
                               ; If not, then flag only the framing error,
                                 and do not report break status yet.
               u8dopr
       jр
na2hrk.
                                        ; If so, then set Break bit in error image and
               sbit
                       brk.A.b
               eri,enui
                                    disable UART receiver until re-selected.
                                   Also show receiver disabled in UPS byte.
               brkmd, ups
       sbit
                       onebrk, ups
u8nbrk:
               rbit
               ifbit X,[B].b
                                        ; Check parity of 8-bit character. Set "par"
u8dopr:
                                 bit of Accumulator if it would be incorrect
       shit
               par,A.b
                                  without parity bit.
       ifbit
               rbit9,enrimq
                               ; Check parity bit for 8-bit character. Toggle
                                ; parity error indication if set.
               A.#x'20
       xor
                       A, #x'00
                                       ; Branch based on presence of error.
uinpok:
               ifeq
               uingd
       jmpl
       jmpl
               uinerc
                       ; Processing for 7-bit characters with parity.
u1od7: 1d
               B,#oddtbl
                               ; For odd processing, change parity table base.
uiev7: x
               A,uframe
                                ; Recover cumulative errors in accumulator.
       ifbit
               frm, A.b
                               ; Check for BREAK condition: if framing error,
               ufer7
       Jp.
               u7nbrk
       jр
ufer7: ifgt
               uinchr,#0
                               ; and data field is all zeroes (incl. parity),
               u7nbrk
       iρ
       ifbit
               onebrk.ups
               u72brk
       jp.
       sbit
               onebrk, ups
               u7dopr
       jр
u72brk:
               sbit
                       brk.A.b
                                        ; then set Break bit in error image and
                               ; disable receiver.
       rbit
               eri,enui
               brkmd, ups
                               ; Also show receiver disabled in UPS byte.
       sbit
u7nbrk:
               rbit
                       onebrk, ups
u7dopr:
               rbit
                       7,uinchr
                                        ; Seven-bit data: clear parity bit in memory.
       ifbit
                               ; Perform bit-table lookup: 1 means error.
               X,[B].b
       JР
               uipe7
       jmpl
               uinpok
uipe7: sbit
                               ; Set parity error indication in A.
               par, A.b
               uinerc
       jmpl
                       ; For 8-bit character frames with no parity:
                                      ; Restore frame value to UFRAME, and continue
unopar:
                       A,uframe
                               ; (no parity check in these modes).
                                                                                  TI /DD/9977-46
```

```
ifbit
                                                  frm,A.b
                                                                                                      ; Check for BREAK condition: if framing error,
                                                  uferr
                       jр
                       jр
                                                  unbrk
uferr: ifgt
                                                  uinchr,#0
                                                                                                        ; and data field is all zeroes (incl. parity),
                      j mp
                                                  unbrk
                                                  onebrk,ups
                                                                                                         ; then BREAK condition: if previous character
                       ifbit
                       jmp
                                                  un2brk
                                                                                                                         was not a BREAK, then just note this one.
                       sbit
                                                  onebrk, ups
                       jр
                                                  unobrk
                                                                                                                                      ; If it was, then set Break bit in error image
un2brk:
                                                   sbit
                                                                            brk,A.b
                                                                                            ; and disable receiver.
                       rbit
                                                  eri,enui
                                                                                                         ; Also show receiver disabled in UPS byte.
                                                  brkmd,ups
                       shit
unbrk: rbit
                                                  onebrk, ups
unobrk:
                                                  jmpl
                                                                          uinpok
                                                                              ; Here, a good character was received. Start buffer
uingd:
                                                                              ; processing.
                                                                                                    ; Get character again.
                       14
                                                   A.uinchr
                                                                                                         ; Reg. K gets buffer top address.
                       1 d
                                                  K,#topad
                                                                              ; Test whether there is room for another byte
                                                                               ; in the data buffer.
                       ifbit
                                                   full,bstat
                                                                                                     ; If FULL bit set,
                                                                                                         ; process this character as an error % \left( 1\right) =\left( 1\right) \left( 1\right) \left(
                       jmpl
                                                   uinerf
                                                                                                          : (Buffer Overflow).
                                                                                                         ; Get current buffer input address.
                       1 d
                                                   B, cadin
                                                                                                          ; Store character in table.
                                                   A,[B+].b
                       XS
                                                                                                          ; If skip,
                       jр
                                                   uin0
                                                   B, #botad
                                                                                                                     then wrap input pointer to beginning
                        ld
nin0: ld
                                                   cadin,bl.b
                                                                                                                   of buffer; else just increment it.
                                                                                                         ; Increment number of characters.
uinl:
                      inc
                                                   numchr
                                                                                                         ; Check if buffer full enough to send.
                       ifqt
                                                   pascnt, numchr
                                                                                                                              No: end of service.
                       jmpl
                                                   uinex
                       sbit
                                                   pass,bstat
                                                                                                                              Yes: indicate buffer ready to pass.
                                                                                                          ; (DEBUG: report status in LCD Contrast latch.)
                       sbit
                                                   4.lcvs
                       14
                                                   portah,lcvs
                       sbit
                                                   lcvclk, portbh
                                                   lcvclk, portbh
                       rbit
                       ifqt
                                                   stpcnt, numchr
                                                                                                         ; Check if buffer too full for more
                                                                                                                            host characters.
                       jmpl
                                                   uinex
                                                                                                                   No: end of service.
                        sbit
                                                                                                                  Yes: set UART input port status busy.
                                                   cus, ups
                                                                                                                                        set Buffer Status as "STOPPED".
                       shit
                                                   stop.bstat
                       jsrl
                                                    dtroff
                                                                                                                                        set DTR handshake appropriately.
                        ifbit
                                                   eti,enui
                                                                                                                                        check if UART transmitter busy.
                       di.
                                                   uin2
                       ifbit
                                                   xonb,uflow
                                                                                                                                                if not, then if XON mode selected,
                       jsrl
                                                   setuar
                                                                                                                                                then invoke flow control routine.
                                                                                                                                                (otherwise it will happen on next
                                                                                                                                                  UART transmitter interrupt
                                                                                                                                                  automatically).
uin2:
                       shit
                                                   5.1cvs
                                                                                                           ; (DEBUG: report status in LCD Contrast latch.)
                       ld
                                                   portah, lcvs
                       sbit
                                                   lcvclk, portbh
                                                                                                                                                                                                                                                                                  TI /DD/9977-47
```

```
rbit
               lcvclk,portbh
               numchr, #bufsiz ; Check if buffer completely full.
       ifeq
       sbit
               full,bstat
                               ; Yes: set condition.
       impl
               uinex
                                ; Character error handler.
uinerc:
                                ; If an error has already been posted,
       ifbit
               aerr, alerth.b
               uinmce
                                    handle as a multiple error.
       jр
       jmpl
               uinlce
                                ; Else, report single error.
               sbit
                       errovf, errfgs
                                       ; Update error conditions byte to also report
uinmce:
                               ; a lost error.
               errfgs,A.b
                                ; OR in the errors from this character.
       or
                                ; Yes: set UART input port status busy.
       sbit
               cus, ups
                                         check if UART transmitter busy.
       ifbit
               eti.enui
               uinmc2
       jр
       ifbit
               xonb,uflow
                                           if not, then if XON mode selected,
                                           then invoke flow control routine.
               setuar
       jsrl
                                           (otherwise it will happen on next
                                            UART transmitter interrupt
                                            automatically).
uinmc2:
               jsrl
                       dtroff
                                        ; Remove DTR handshake if flow mode requires it.
                                ; Disable UART input interrupt until
       rbit
               eri, enui
                                  re-initialized by CPU.
               mcemd, ups
                                  Also flag receiver disabled in UPS byte.
       sbit
                                ; Return from the interrupt.
       jmpl
               uinex
uinlce:
                                ; Request CPU interrupt from main program.
       sbit
               aerr, alerth.b
                                 Report error flags from Accumulator.
               A,errfgs
       st
       lđ
               errchr, uinchr
                                 Report error character.
       1 d
               fshlim, numchr
                                ; Establish limit on future flushes.
                                ; Return from the interrupt.
               uinex
       jmpl
uinerf:
                                ; FULL error handler: invoked if HPC's data buffer
                        ; overflows.
       sbit
               7.1cvs
                                ; (DEBUG: report error in LCD Contrast latch.)
               portah,lcvs
       1 d
       sbit
               lcvclk,portbh
       rbit
               lcvclk, portbh
                                ; If an error has already been posted,
       ifbit
               aerr, alerth.b
               uinmef
                                    handle as a multiple error.
       jp
       jmpl
               uinlef
                                ; Else, report single error.
uinmef:
                       bufovf, errfgs ; Signal buffer overflow as another error.
                               ; Update error conditions byte to also report
       sbit
               errovf, errfgs
                                  a lost error.
       sbit
               cus, ups
                                   Set UART input port status busy.
       rbit
                                   (This is done to force flow control action.)
               luss, ups
               eti.enui
                                  Check if UART transmitter busy.
       ifbit
               uinme2
       jр
       ifbit
               xonb,uflow
                                   If not, then if XON mode selected,
                                    then invoke flow control routine.
       jsrl
               setuar
                                    (otherwise it will happen on next
                                     UART transmitter interrupt automatically).
uinme2:
               jsrl
                       dtroff
                                        ; Remove DTR handshake if flow mode needs it.
                                                                                  TL/DD/9977-48
```

```
; Disable UART input interrupt until
       rhit
               eri.enui
                               ; re-initialized by CPU.
       sbit
               mcemd, ups
                               ; Also flag receiver disabled in UPS byte.
                               ; Return from the interrupt.
               uinex
       jmpl
                      aerr, alerth.b ; Signal an error.
uinlef:
                              ; Report buffer overflow as reason.
               errfqs, #x'10
       14
                               ; Place character in ERRCHR slot for report to
       ld
               errchr, uinchr
                                  CPU.
       1.6
               fshlim, numchr
                               ; Establish limit on future flushes.
                               ; Set UART input port status busy.
       shit
               cus, ups
               luss,ups
                               ; (This is done to force flow control action.)
       rbit
               eti,enui
                               ; Check if UART transmitter busy.
       ifbit
               uinlf2
       jр
       ifbit
               xonb,uflow
                               ; If not, then if XON mode selected,
                               ; then invoke flow control routine.
               setuar
       isrl
                                   (otherwise it will happen on next
                                    UART transmitter interrupt automatically).
                       dtroff
                                     ; Remove DTR handshake if flow mode needs it.
               isrl
uinlf2:
                               ; Return from the interrupt.
       jmpl
               uinex
                       ; Exit from UART input character processing.
uinex:
       jmpl
               uarret
                               ; Return.
       ; Parity Bit Lookup Table
               .byte X'96, X'69, X'69, X'96, X'69, X'96, X'96, X'69
evntbl:
       byte X'69,X'96,X'96,X'69,X'69,X'69,X'69
               .byte X'69,X'96,X'96,X'69,X'96,X'69,X'69,X'96
oddtbl:
       byte X'96, X'69, X'69, X'96, X'69, X'96, X'96, X'69
       .byte X'96,X'69,X'69,X'96,X'69,X'96,X'69
       .byte X'69, X'96, X'96, X'69, X'96, X'69, X'69, X'96
; A one in the table means incorrect parity for the mode,
; the mode being expressed as the base address (evntbl or oddtbl).
              'Centronics INPUT PRIME'
                       ; Centronics INPUT PRIME service.
                       aprime, alert.b ; Set PRIME bit in Alert mailbox to Main prog.
               sbit
uarprm:
                             ; Set BUSY bit in Centronics status byte.
       sbit
               cbusy,cps
               setcen
                               ; Go set up Centronics port itself.
       jsrl
                               ; Disable interrupt until it goes away.
               uart, enir
       rbit
       jmpl
               uarret
                               ; Return.
                               ; Common return from UART interrupt.
uarret:
               pop
       pop
               K
               В
       pop
       pop
               Α
       pop
               psw
       reti
               'Subroutine to Wait for OBUF Empty'
       .form
       RDWAIT subroutine: waits until the CPU has read a byte from the
                            UPI interface.
rdwait:
               ifbit rdrdy,upic
                                       ; Check to see if OBUF register is full.
                                                                                  TI /DD/9977-49
```

```
ret
               rdwait
       jр
               'Write to Panel Subroutine'
       .form
                        ; Write Panel subroutine.
                          Used only at initialization or to report a
                        ; fatal protocol error, since it performs
                        ; the timing delay using timer T6 without interrupts.
                            (Panel RS signal must be set up previously in the
                             LCV latch by the calling routine.)
                                ; Complement value for bus.
wrpnl: comp
       st
               A, portah
                                  Put value on panel bus.
               pnlclk,portbl
                                ; Set Panel Clock low,
       rbit
               pnlclk,portbl
                                ; then high again;
       shit
                                   pulse width approx.
                                   1.2 microsec.
                        ; Wait for another
                          4.9 milliseconds (twice).
                                ; Twice 4.9 milliseconds.
               t6,#13000
       1 d
       rbit
                t6stp,pwmdh
                                ; Start timer T6.
wrplp: ifbit
               t6pnd,pwmdh
                                ; Wait for PND to be set.
       jр
                wrpgo
       jр
                wrplp
wrpgo: sbit
                t6stp,pwmdh
                                ; Stop timer T6.
                                ; Clear T6 PND bit.
               \texttt{t6ack,pwmdh}
       sbit
       ret
                                ; Return from subroutine.
                'Set up UART flow control/output'
       . form
setuar:
                                ; Subroutine SETUAR: checks status of UART output
                            section, and initiates a transfer if needed.
                                 ; Check if UART handshake status needs update.
       ld
                A,ups
       and
               A, #x'03
       shl
                Α
       .odd
       jidv
               usmat, usnmat, usnmat, usmat
       .ptw
                        ; Here, UART status last sent does not match
                        ; current status. Needs flow control action.
usnmat:
       ifbit
                cus, ups
                ustop
       jmpl
                X, #xon
                                ; Get XON (Control-Q) code.
ugo:
       1 d
                                ; Format it and send.
       jsrl
                uecsnd
       rbit
                luss, ups
       jmpl
                sturet
                                : Return.
                                ; Get XOFF (Control-S) code.
ustop: ld
                X, #xoff
       jsrl
                uecsnd
                                 ; Format it and send.
       sbit
                luss.ups
       j∎pl
                sturet
                                ; Return.
                        ; No flow control needed. Check if CPU character is
usmat:
                          waiting to be sent.
       ifbit
                schr, ups
       jmpl
                uscpc
                                                                                    TL/DD/9977-50
```

```
; Here, no characters pending to be sent. Turn off
unopnd:
                       ; transmitter interrupt and return.
                             ; Turn off transmitter interrupts.
       rbit
               eti,enui
       jmpl
               sturet
                               ; Return.
                       ; Here, a character is waiting to be sent from CPU.
uscpc:
       1 d
               X,uschr
                              ; Get character.
               uecsnd
       jsrl
                              ; Format character for current frame and send.
                              ; Remove character send request.
       rbit
               schr, ups
                              ; Set CPU interrupt request on completion.
       sbit
               icpu,ups
                              ; Return.
       jmpl
               sturet
                                       ; Return from subroutine.
sturet:
               ret
               'Format and transmit UART character'
       .form
uecsnd:
                               ; Subroutine to encode a character according to the
                           currently-selected frame format and send it.
                           Character is passed in Register X.
       l d
               B,#evntbl
               xbit9,enu
       rbit
       1 d
               A,uframe
                               ; Jump based on frame format.
       jid
               su8odd.su8evn.su8.su8
       .pt
               su7odd, su7evn, su7odd, su7evn
       .pt
                       B,#oddtbl
su8odd:
               1 d
               ifbit X,[B].b
su8evn:
       sbit
               xbit9,enu
               tbuf, X.b
       1 d
       sbit
               eti,enui
                       B,#oddtbl
su7odd:
               1 d
               ifbit X,[B].b
su7evn:
               X.b.#x'80
                             ; Toggle parity to ignore bad top bit.
       xor
               tbuf, X.b
       1 d
       sbit
               eti,enui
       ret
su8:
       1 d
               tbuf, X.b
       sbit
               eti,enui
       ret
               'DTR Handshake Routines'
       .form
                       ; Subroutine DTROFF - Sets printer not ready using DTR.
                                     ; Action taken depends on UFLOW mode.
dtroff:
               ifbit
                       dtrbl,uflow
                               ; If DTR is in a permanent state, return.
               doff
       jр
       ret
               dtrb0,uflow
doff: ifbit
               d2off
       jр
               dtr,portbl
                               : For low-active DTR mode.
       sbit
       ret
d2off: rbit
               dtr,portbl
                               ; For high-active DTR mode.
       ret
                       ; Subroutine DTRON - Sets printer ready using DTR.
dtron: ifbit
               dtrbl,uflow ; Action taken depends on UFLOW mode.
                               ; If DTR is in a permanent state, return.
               dton
       jр
                                                                                 TL/DD/9977-51
```

d2on:

dton: ifbit dtrb0,uflow

> d2on Jр

> > dtr,portbl

rbit ret

dtr,portbl ; For low-active DTR mode.

; For high-active DTR mode.

sbit ret

> .end start

TL/DD/9977-52

Lit. # 100551

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



AN-551

National Semiconductor

National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) 0-180-530 8b so Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 8 8 8 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408