Software Driver for the HPC Universal Peripheral Interface Port

AN-550

A Software Driver for the HPC Universal Peripheral Interface Port

National Semiconductor Application Note 550 Brian Marley April 1992



ABSTRACT

This application note covers the use of the National Semi-conductor HPC46083 High-Performance microController as an intelligent Peripheral Interface and Interrupt controller for another "Host" CPU, using its 8-bit or 16-bit parallel UPI (Universal Peripheral Interface) Port. Included in the discussion is the source text of an HPC driver program, which can be tailored as an "executive" for a wide variety of HPC tasks. A simple application is built from this software, which interfaces a National NS32CG16 CPU to a typical front panel (LED indicators, LCD alphanumeric display, pushbuttons and beeper).

1.0 INTRODUCTION

The National Semiconductor HPC family of microcontrollers includes as a feature the ability to be slaved to another "Host" processor over that processor's memory bus. This feature, called the Universal Peripheral Interface (or UPI) Port, allows:

1. Transfer of either 8-bit or 16-bit data in a single bus transaction.


- Polling to determine the status of the port from either side (Ready for Write/Ready for Read), and
- 3. Interruption of the host by the HPC with full vectoring.

The HPC, then, can serve as a front-end controller for the host, freeing it from control and/or communication tasks that might burden its capacity for interrupt service, and providing vectored interrupting for higher-level (and therefore less frequent) communication.

2.0 THE UPI PORT

2.1 Internal Structure

Figure 1 shows the internal structure of the UPI Port. It connects via three registers to the HPC's on-chip data bus, and via a set of pins (Port A) to the host's bus. The control interface between the HPC and the host consists of two low-active strobe signals ($\overline{\text{URD}}$ and $\overline{\text{UWR}}$) and an address signal (UA0) output by the host, and two handshake signals ($\overline{\text{RDRDY}}$ and $\overline{\text{WRRDY}}$) output from the HPC.



The UPI Port may be configured either as a 16-bit bus (using all of Port A: pins A0–A15) or as an 8-bit bus (pins A0–A7), allowing pins A8–A15 to be used as general-purpose bit-programmable I/O pins. This selection is made by HPC firmware.

2.2 Basic Operations

Three types of operation may be performed over the UPI Port:


- Transfer of a byte or word of data from the host to the HPC's IBUF register. This is called a "UPI Write" operation
- Transfer of a byte or word of data from the HPC's OBUF register to the host. This is called a "UPI Read" operation
- 3. Polling by the host to determine whether the HPC is ready for the next UPI Write or UPI Read operation. This involves the host reading the UPIC (UPI Control) register, which contains the states of the WRRDY and RDRDY pins as two of its bits.

As shown in Figure 2, whenever the host writes to the HPC (by pulsing the \overline{UWR} signal low) data is latched into the HPC's IBUF register. At this time also, the value on the UA0 pin is latched into the UPIC (UPI Control) register, allowing


HPC firmware to route the data just written. (For example, this bit can be used by the HPC firmware to distinguish between commands and data written to it.) The rising edge of \overline{UWR} is detected by an edge-trigger circuit on-chip, which may be used to trigger an interrupt or for polling, to alert the HPC firmware to the presence of new data. The \overline{WRRDY} handshake signal, normally low, goes high until the HPC firmware has sampled the data written to it (by reading internally from the IBUF register).

Figure 3 shows the sequence of events in reading data from the HPC. The transfer starts when the HPC writes a value to the internal OBUF register. The $\overline{\text{RDRDY}}$ handshake signal, normally high, goes low to indicate that data is present for the host. (This pin can be used to interrupt the host as well.) By pulsing the $\overline{\text{URD}}$ pin low while holding the UA0 pin to a "1", the host reads the contents of the OBUF register, and the $\overline{\text{RDRDY}}$ pin goes back high.

The polling operation (Figure 4) allows the host to monitor the $\overline{\text{RDRDY}}$ and $\overline{\text{WRRDY}}$ conditions as data bits, by pulsing the $\overline{\text{URD}}$ pin low with a "0" held on the UAO pin. This effectively reads from the UPIC register; the $\overline{\text{WRRDY}}$ condition appears on bit 0 (the least-significant bit), and the $\overline{\text{RDRDY}}$ condition appears on bit 1 (the next most significant bit). Polling in this manner does not affect the state of the $\overline{\text{RDRDY}}$ bit.



2



2.3 Typical Hardware Configurations

Typical connections between the host and the HPC are shown in $Figures\ 5$ through 7.

2.3.1 Polled Synchronization

In the simplest case (Figure 5), the $\overline{\text{WRRDY}}$ and $\overline{\text{RDRDY}}$ signals are not used, and the host synchronizes itself with the HPC strictly by polling the UPIC register for the Read Ready and Write Ready conditions. The only additional logic always required is a pair of OR gates to activate $\overline{\text{URD}}$ and $\overline{\text{UWR}}$ only when the HPC is selected by the host's address decoder. Depending on the host, it may also be necessary to add WAIT states, as is often required in peripheral interfaces to match the bus timing characteristics of the two ends.

Sophisticated synchronization schemes are not available using this simple an interface, but it does save the HPC $\overline{\text{RDRDY}}$ and $\overline{\text{WRRDY}}$ pins for any other general-purpose I/O functions.

2.3.2 Interrupt-Driven Synchronization

Assuming that the host has interrupt control capability, the circuit above can be enhanced to implement an interrupt-driven synchronization scheme, as shown in *Figure 6*. A falling edge on either RDRDY or WRRDY will trigger an interrupt to the host, informing it when the HPC becomes ready for either direction of data transfer. No additional logic is required (except for possible buffering or inversion), but only dedication of the WRRDY and/or RDRDY pins for the interrupt function. It is not necessary for both RDRDY and WRRDY conditions to trigger interrupts; one can be polled and the other interrupt-driven, as dictated by the require-

ments of the system and the structure of the host and HPC software. Also, depending on the host, it is often possible for the HPC itself to provide interrupt vectoring, thus eliminating the need for an external interrupt controller entirely. The approach taken in the driver program, described below, implements the HPC as the interrupt controller, with interrupts asserted only by the RDRDY pin.

2.3.3 Hardware Synchronization

Figure 7 shows the connections required to implement hardware synchronization between the host and the HPC. In this scheme, there is no host software involved in synchronizing with the HPC; if the host attempts a UPI transfer for which the HPC is not prepared, the host is held in "Wait states" until the HPC is ready. Note that the UPIC register is an exception; Wait states are not to be inserted when the CPU polls the UPI port's status (UAO = 0).

The main advantage of this scheme is speed: the CPU and HPC transfer data as fast as they can both run the transfer loop. (One will generally find that the HPC stays ahead of the CPU; the CPU tends to be in the critical path due to more complex buffer management algorithms.) The main disadvantage is that if the HPC is allowed to be interrupted in the middle of the transfer, the CPU is not free to do anything else at all, including servicing its own interrupts.

In addition to the logic to detect when to hold the host (at the bottom of the figure), additional gating is required on the $\overline{\text{UWR}}$ signal, to prevent it from being asserted until the $\overline{\text{WRRDY}}$ signal is active. This is required because the IBUF register of the HPC is a fall-through latch, and its contents would be lost if $\overline{\text{UWR}}$ were allowed to go active too soon.





FIGURE 5. Polling Interface






FIGURE 7. Hardware-Synchronized Interface

Figures 8 and 9 illustrate the timing involved in hardware synchronization. Figure 8 shows the host attempting two UPI Read accesses in quick succession; the second Read access is held pending until the HPC has supplied the data. Figure 9 shows the host attempting two UPI Write accesses in quick succession; it is held in Wait states (with the $\overline{\rm UWR}$ signal suppressed) until the HPC has emptied the first value from the IBUF register.

This scheme and the interrupt-driven scheme above are not mutually exclusive; as shown in Figure 6, one might tie $\overline{\text{RDRDY}}$ or $\overline{\text{WRRDY}}$, or both, to CPU interrupts. The application hardware described implements both schemes, leaving CPU software the option of using hardware synchronization or not. The driver program in the HPC operates the same, independent of the option used.

TL/DD/9976-8




FIGURE 8. Hardware Synchronization: Read Operations




FIGURE 9. Hardware Synchronization: Write Operations

3.0 A UPI DRIVER AND SAMPLE APPLICATION

The circuit and program described below implement an interface between the HPC and a National microprocessor, the NS32CG16, as the host CPU. The UPI port is configured to be 8 bits wide. The hardware supports both interrupt-driven (RDRDY only) and hardware synchronization, as well as polling.

In order to demonstrate some real commands to support, a set of simple interfaces is attached to the HPC, typical of a front panel.

- Up to 8 pushbuttons
- Up to 8 LED indicators
- A 16-character alphanumeric LCD display
- A speaker for "beeps" on alert conditions or input errors
- A real-time clock interrupt function, giving the CPU the means to measure time intervals accurately.

This application by itself is admittedly not enough to justify the presence of an HPC in a system, but it is a simple application, and we expect that this will often be part of the HPC's job. For a much more comprehensive application, which includes this one as a subset, see the next application note in this series: "The HPC as a Front-End Processor"

We will describe in this section a specific set of hardware and software, and a UPI command and response protocol to make these interfaces play.

3.1 UPI Port Connections to NS32CG16

The attached schematic shows the HPC UPI port as it has been used a real application. On Sheet 1, a block diagram is given, showing the components involved. The CPU is an

NS32CG16 microprocessor, running at a 15 MHz clock rate (crystal frequency 30 MHz). The HPC component is the HPC46083, running at a crystal frequency of 19.6608 MHz.

It would be unrealistic to present only the UPI interface section, since tradeoffs and implementation considerations abound when dealing with fast processors and large addressing spaces. For this reason, we include on sheets 5, 6 and 7 the circuitry involved in NS32CG16 address decoding and dynamic RAM control.


The UREAD and UWRITE UPI strobes are generated for the HPC in area B1 of Sheet 6. In addition, the latched CPU address bit BA09 is used as the UA0 addressing bit.


Hardware and Interrupt synchronization are accomplished as follows. On Sheet 6, area D8, the HPC signals URDRDY and UWRRDY enter a synchronizer, and emerge as URDRDYS and UWRRDYS. The URDRDYS signal goes to the CPU as its Maskable Interrupt signal (Sheet 5, area C8). After gating, which yields URDRDYSQ and UWRRDYSQ, they enter the PAL16L8 in area C7 of Sheet 6. This PAL's relevant outputs are WAIT1 and WAIT2, which go to the CPU for Wait State generation, and ACWAIT, which also goes to the CPU (as \overline{CWAIT}) after passing through the PAL20R8 device in area D4 of Sheet 6.


In addition, the HPC provides from Timer T4 a square wave at approximately 68 kHz, which triggers refreshes of dynamic RAM. The signal involved is called "68 kHz", and goes from the HPC on Sheet 4, area D1, to Sheet 6, area D8. Note that the detector in area D7 is held on at Reset, to preserve RAM contents by continuous refreshing while the HPC is being reset.


3.1.1 Schematic


UPI Demo Functional Block Diagram

















3.1.2 PAL Equations Schematic Sheet 7, Area 3D REFRESH.PLD; Name Partno XXXXX; 05/19/87; Date Revision 1A; Designer FOX; NSC; Company X7A; Assembly Location 8B; Device p20x10; */ /* REFRESH: 9 BIT REFRESH COUNTER */ */ /* Allowable Target Device Types: PAL20X10 /** Inputs **/ Pin 1 = !refresh ;/* refresh pulse /** Outputs **/ [15..23]= [ra0..8] ;/* ram refresh address Pin */ Pin 14 = !refron ;/* refresh enabled output */ /** Declarations and Intermediate Variable definitions **/ \$define /** Logic Equations **/ ra0; !ra0.d = !ral \$ ra0; !ra2 \$ ra0 & ral; !ral.d = !ra2.d = !ra3 \$ ra0 & ra1 & ra2; !ra3.d = !ra4 \$ ra0 & ra1 & ra2 & ra3; !ra5 \$ ra0 & ra1 & ra2 & ra3 & ra4; !ra6 \$ ra0 & ra1 & ra2 & ra3 & ra4 & ra5; !ra4.d = !ra5.d =!ra6.d = !ra7 \$ ra0 & ra1 & ra2 & ra3 & ra4 & ra5 & ra6; !ra8.d = !ra8 \$ ra0 & ra1 & ra2 & ra3 & ra4 & ra5 & ra6 & ra7; 'b'1; refron.d=

Schematc Sheet 6. Area 5D RAM.PLD; Partno XXXXX; Date 07/25/87; Revision lA; Designer FOX: Company NSC; Assembly X7A: Location 9F; Device p20r8; /* /* RAM CONTROL: HARDWARE RMW BPU CYCLE, SEPARATE BUSES */ */ /* 6/17: Two States of refadr /* 6/19: Invert rsl */ **/ /* Allowable Target Device Types: PAL20R8B */ /** Inputs **/ = cttl ; /* clock input Pin 1 */ = !ddin ; Pin 2 /* data direction in signal */ = dramsl ; Pin 3 /* DRAM state counter, bit 1 */ /* DRAM state counter, bit 2 Pin 4 = drams2 ; */ = !bpurmw ; /* BPU read modify write cycle Pin 5 */ /* BPU source read (comb.) = !bpuread ; */ Pin 6 /* Any RAM address decode */ = !ramsel ; Pin 7 = busy /* DRAM busy indication (rsl | refresh) */ Pin 8 = !acwait ; /* Advanced CWAIT from ROM, or I/O Pin */ 9 /* ram cycle delayed by one Tstate 10 =!rsl ; Pin */ /* Refresh Request 11 = !srefreq ; Pin */ /*Processor Tl state Pin 14 = t1; */ 23 ; /* Address 23 Pin !a23 */ /** Outputs **/ 15 = !refresh ; /* refresh cycle */ Pin Pin 16 = !cwait ; /* 32C2O1 cwait */ /* CAS, local & cartridge 17 = !cas ; Pin */ /* RAS for DRAM cartridge 18 = !rascart ; */ Pin 19 = !raslcl ; /* RAS for local DRAM */ Pin 20 = !ramwe ; /* DRAM Write enable Pin */ /* DRAM read Pin 21 = !aramrd ; */ Pin 22 = !pending ; /* DRAM cycle requested, but ctl busy */ min [refresh, cwait, cas, rascart, raslcl, ramwe, aramrd, pending] = 2; /** Declarations and Intermediate Variable Definitions **/ field waitseq = [pending, cwait]; $\theta = 0$ /* wait sequencer idle */ \$define busywt 3 /* wait sequencer waiting for busy DRAM */ \$define cextwt 1 /* wait sequencer waiting for cycle extension */

```
Schematc Sheet 6, Area 5D (Continued)
field ctl = [refresh,cas,raslcl,rascart];
$define idle 00
$define cras
               01
$define crascas 05
$define casend 04
$define lras 02
$define lrascas 06
$define refadr 08
$define refras Ob
$define | #
field drscount = [drams2..drams1];
/** Logic Equations **/
                  = ramsel & !a23;
= ramsel & a23;
       lcl_sel
       cart_sel
       lclread
                     = !a23 & ddin;
                     = !a23 & !ddin;
       lclwrite
       holdoff
                     rsl:
                     = refresh | holdoff; (generated externally)
       busy
                                                                                        */
       cart_start = cart_sel & (tl | pending) & !holdoff;
       local_start = lcl_sel & (tl | pending) & !holdoff;
       ram_start = cart_start | local_start;
                     = drscount: [6..7] & ramwe;
       drrco
sequence waitseq {
      acwait & ramsel are mutually exclusive conditions */
present widle if (ramsel | bpurmw & bpuread) & busy & tl next busywt;
               if acwait | (ramsel & !busy & tl & !bpurmw)
                      next cextwt;
                default next widle;
present busywt if busy
                                                    next busywt;
                if !busy & (bpurmw)
                                                    next widle;
               if !busy & !(bpurmw)
                                                    next cextwt;
present cextwt if ramsel & drscount: [0..1] | acwait next cextwt;
                default next widle;
sequence ctl {
present idle
               if cart_start
                                                    next cras:
                if local_start
                                                    next lras;
                                                   next refadr;
                if !ram_start & srefreq
                default next idle:
               if !rsl
present cras
                                                    next cras;
                if rsl
                                                     next crascas;
present crascas if (!bpurmw & drscount: [4..7]) | (bpurmw & drrco)
                                                    next casend;
                default next crascas;
present lras
                                                     next lrascas;
```

```
Schematc Sheet 6, Area 5D (Continued)
present lrascas if (!bpurmw & drscount: [4..7]) | (bpurmw & drrco)
                                                     next casend;
                default next lrascas;
present casend if srefreq
                                                     next refadr;
                if !srefreq
                                                     next idle;
present refadr if srefreq
                                                     next refadr;
                if !srefreq & !rsl
                                                    next refras;
                if !srefreq & rsl
                                                    next idle;
present refras if ramwe
                                                    next refadr;
                default next refras;
/* remember ramwe & aramrd are delayed by one t-state */
ramwe.d = !refresh & (bpurmw & drscount: [6..7] & !ramwe
                        | !bpurmw & !ddin & (ram_start | ctl: cras
                                | (cart_sel & drscount: [0..3]) | ctl:lras)
       ctl:refras & rsl & !ramwe;
aramrd.d = (bpurmw & drscount: [0..3] | !bpurmw & ddin)
       & (ctl:cras | ctl:crascas | ctl:lras | ctl:lrascas);
```

```
Schematic Sheet 6, Area 7C
Name
         DCD1.PLD:
Date
         07/03/87;
Revision
        lA;
        FOX;
Designer
Company
         NSC:
Assembly
         X7A:
Location 9G;
Device
         p1618:
*/
/* DECODE 1: I/O DECODE, PROM & HPC I/F WAIT CONTROL
                                                                         */
/* 6/3: two waits for hpc write
                                                                         */
/* 6/4: 1 wait min. for ALL i/o, including HPC
                                                                         */
/* 6/4: 3 wait min. for i/o
                                                                         */
                                                                         */
/* Allowable Target Device Types: PAL16L8B
/** Inputs **/
      [1..8] = [a23..16] ;/* high order address bus
Pin
Pin
         9
                = ba8
                            ;/* address bit 8
                                                                         */
                            ;/* cpu ddin/
        11
                = !ddin
Pin
                                                                         */
                = !uwrrdys ;/* (HPC) UWRRDY/, synchronized
Pin
         13
                                                                         */
                            ;/* Tl state of CPU
Pin
         14
                = tl
                                                                         */
Pin
         17
                = !urdrdys
                            ;/* (HPC) URDRDY/, synchronized
                                                                         */
/** Outputs **/
                           ;/* I/O select decode
Pin 12
              = !iosel
Pin
        15
               = !waitlo
                           ;/* WAIT1 output
                                                                         */
Pin
              = !wait2o
                           ;/* WAIT2 output
        16
                                                                         */
Pin
        18
              = !acwait
                           ;/* Advance CWAIT for RAM ctl
                                                                         */
                            ;/* DRAM address decode
Pin
         19
               = !ramsel
                                                                         */
/** Declarations and Intermediate Variable Definitions **/
$define | #
                           ;/* address field
field address
               = [a23..16]
               = [acwait,wait2o,waitlo]; /* wait value field
field waitv
                "b'000
$define nowaits
               ("b'100 & t1)
$define waitly
/^{*} note use of \# in next 3 defines because $define not nestable
                                                                         */
                            ("b'101 & ("b'011 # "b'100 & t1))
$define wait2v
$define wait3v
                            ("b'110 & ("b'011 # "b'100 & t1))
$define wait4v
                            ("b'lll & ("b'011 # "b'100 & t1))
$define cwaitonly "b'100
/** Logic Equations **/
                = address: [0780000..07fffff] | address: [0800000..0bfffff];
ramsel
                = address: [0fd0000..0ffffff] & !ba8;
iosel
                = wait3v & address: [0000000..00ffffff] /* main rom, 3 waits */
waitv
                | wait4v & address: [0200000..05fffff] /* font rom, 4 waits */
                | wait3v & address: [0fd0000..0ffffff] & !ba8 /* i/o, 1 wait */
                cwaitonly & address: Off0000 & !ba8 &
                            (!urdrdys & ddin | !uwrrdys & !ddin);
```

```
Schematic Sheet 6, Area 7A
Name
         DCD2.PLD;
Partno
         XXXXX:
         07/27/87;
Date
Revision
         1C:
Designer
         FOX:
Company
         NSC:
Assembly
         X7A:
Location
        10D;
Device
         p2018;
/* DECODE 2: ROM DECODE, BUFFER CONTROL, BPU DECODE
/* 5/24: included enbpu in bpucyc generation
                                                                        */
/* 5/28: added bpucyc to rdenb
                                                                        */
/* 5/31: added fcxxxx to bdenb
                                                                        */
/* 6/23: added buffer disable term for SPLICE
                                                                        */
/* 7/25: reconfigured for bpurmw & bpuread
                                                                        */
/* 7/27: inverted polarity of enbpu \geq enablebpu (for master enb)
                                                                        */
/* Allowable Target Device Types: PAL20B
/** Inputs **/
      1
Pin
               = !ddin
                         ;/* ddin/ from cpu
                                                                        */
         = [2..9]=[a23..16] ;/* high order address bus
Pin
                                                                        */
         10 = !enablebpu ;/* BPU enable, static bit
Pin
                                                                        */
               = !bufdis ;/* buffer disable
         11
                                                                        */
Pin
               = !dbe
                          ;/* dbe/ from tcu
                                                                        */
         1.3
Pin
             = !datacyc ;/* data cycle status decode
Pin
         14
                                                                        */
                         ;/* ram cycle in progress
Pin
         23
               = ramcyc
                                                                        */
/** Outputs **/
                        ;/* BD bus enable
        15
               = !bdenb
                                                                        */
Pin
                         ;/* Main rom select
               = !romsel
                                                                        */
Pin
         16
              = !romcart ;/* rom cartridge select
Pin
         17
                                                                        */
         18 = !bpurmw ;/* BPU read modify write
Pin
                                                                        */
         = !bpuread ;/* BPU read cycle (comb.)
Pin
                                                                        */
         20 = !vramsel ;/* video ram select
Pin
                                                                        */
         21 = rdbufin ;/* RAM data bus direction (in)
Pin
                                                                        */
Pin
         22 = !rdenb ;/* RAM data bus enable
                                                                        */
/** Declarations and Intermediate Variable Definitions **/
             = [a23..16] ;/* address field
field address
                                                                        */
             = address: [0000000..05fffff];
romspace
ramspace
             = address: [0780000..0bffffff];
stack
               = address: [0780000..078ffff];
$define
         min b_ddin = 0;
/** Logic Equations **/
romsel = address: [0000000..00fffff]; /* main rom
romcart = address: [0200000..05fffff]; /* font rom
```

```
Schematic Sheet 6, Area 7A (Continued)
vramsel = address: [0f00000..0f0ffff];
                                                             /* video ram (scan buffer)
                                                                                            */
/*
            bpucyc & b_ddin are D latches implemented in the PAL
/*
/*
            basic d latch equation (w/o set or clear) is:
                       Q = (G \& D) | (!G \& Q) | (D \& Q)
            The b_ddin latch is fall through while ramcyc not asserted,
            latched while ramcyc is asserted, therefore, for both latches:
*/
                       = !ramcvc:
/*
/*
            The bpurmw latch d input is ""bpurange'', defined as:
            bpurange= address: [0000000..05fffff]
                      address: [0790000..0bffffff];
                                                           /* dram, less stack
            This ""d'' input would use too many terms. The bpucyc output,
            however, need only be latched when it is asserted, as this is
/*
            the situation that can allow the cpu and ram control to
            not be synchronized. This simplification allows the simplification
            of the latch to:
                       Q = D \mid (!G \& Q)
            bpurmw = enablebpu & (!ddin & bpurange & datacyc | (!g & bpurmw));
            bpuread = enablebpu & ddin & bpurange & datacyc;
            rdenb enables cpu access to the ram data bus
*/
            rdenb
                       = dbe & bufdis &
                       (!bpurmw & bpuread & romspace
                                                             /* buffer must be off for bpu
                                                             /* but on for source in rom
                        /* no DRAM or bpu control writes are permitted
                                                                                            */
                        /* while in inner loop of bitblt
                                                                                            */
                        /* (within interrupt ok due to vector read!)
                        ramspace
                       address: [0fe0000..0feffff]);
                                                            /* i/o access to bpu
                                                                                            */
            !rdbufin
                      = (ramspace | address: [0fe0000..0feffff]) & !ddin
                       romspace & bpuread:
                                                             /* any rom
            bdenb
                       = dbe & !bufdis & (romspace
                                address: [0f00000..0f0ffff] /* scan buffer
                                                                                            */
                                address: [0fd0000..0fdffff] /* cmnd/status
                                                                                            */
                                | address: [Off0000..0ffffff] /* non-bpu i/o
```

3.2 Application Connections

The connections made to the HPC are shown in schematic sheets 2 through 4.

3.2.1 LCD Data

An 8-bit parallel interface connects the upper half of Port A, through buffers and latches on Sheet 4, to a Hitachi HD44780 alphanumeric LCD display controller. The signals in our application are inverted with respect to the HD44780 documentation, due to the nature of the front panel module

Sending data from the HPC to the LCD display involves the following procedure:

- Setup the RS signal: 1 for a command, 0 for data.
 This is done by setting up LCD Contrast status on the high-order byte of Port A (pins A8–A15), with the desired RS state on pin A11, then pulsing the signal LCVCLK (pin B9) high, the low.
- 2. Setup the panel data on HPC pins A8-A15.
- 3. Set the PNLCLK signal (pin B7) low for 1.2 µs, then high. This clocks the data into the LCD display controller. Note that the latch in area B6 of Sheet 4 is effectively serving only as a buffer; the PNLCLK Enable signal, being normally high, allows data to fall through whenever it changes when used as described here.
- 4. Since the handshaking capability of the HD44780 is not being used here, it is necessary for the HPC to use an internal timer to determine when the controller is ready after sending a command or data. The delay time is either 120 μs or 4.9 ms, depending on the type of command sent.

3.2.2. LCD Contrast (LCD Voltage)

A three-bit value is presented for LCD contrast on signals CTRSTO through CTRSTO. A value of 000 is highest contrast, and 111 is lowest contrast. To change the contrast, the value is placed on HPC pins A8 (LSB), A9 and A10 (MSB), the LCVCLK (pin B9) is pulsed high, then low.

Note that some other bits within this latch have other functions: bit 3 (from HPC pin A11) is the $\overline{\text{RS}}$ signal to the LCD controller, and bit 7 (from pin A15) is used by the HPC firmware as a Fatal Error flag. These bits must be setup correctly whenever the LCD Contrast latch is written to.

3.2.3 LEDs

Up to 8 LED indicators may be connected, through the latch in area A6 of Sheet 4, to the upper byte of Port A. The LED's are assumed to be connected already to their own current-limiting resistors.

The desired data is setup on Port A pins A8–A15, then a pulse is presented on the LEDCLK signal (pin B14); high and then low. Data is presented in complemented form by the HPC (0 = on, 1 = 0ff). Any or all (or none) of the latch bits may be connected to drive LEDs.

3.2.4 Speaker (Beeper)

A tone is produced on a speaker by enabling Port P pin P3 as the Timer T7 output, and running Timer T7 so as to produce a 3 kHz square wave. Since timer outputs toggle on underflows, this corresponds to a timer underflow rate of 6 kHz. The tone signal is shown is area D1 of Sheet 2.

3.2.5 Pushbutton Switches

Up to eight pushbuttons may be connected to the HPC's Port D pins, through the buffer in area D6 of Sheet 3. Each

pushbutton is assumed to be an SPST switch, shorting to ground when depressed. The pull-up resistors present a "1" level otherwise. The HPC must de-bounce the inputs in its firmware before issuing them to the CPU.

The pushbuttons are examined every 10 ms, by setting the ENASTTS signal (pin B13) low while ensuring that ENCDATA (pin B12) is high. This presents the switch outputs onto Port D. Unused bits should be pulled high to avoid triggering spurious pushbutton events.

3.3 Protocol Between CPU and HPC

The scheme supported by the UPI Driver program is asynchronous full-duplex communication with CPU. That is, either side is allowed to speak at any time. To avoid confusion, however, any message is restricted to send data in only one direction: in sequences initiated by the CPU ("Command" sequences), only the CPU talks, and in sequences initiated by the HPC ("Interrupt" sequences), only the HPC talks. Thus, a Command sequence and an Interrupt sequence can be in progress simultaneously without confusion

Acknowledgement of a Command or an Interrupt sequency is possible; a Command can trigger an acknowledgement Interrupt sequence, and an Interrupt sequence can result in a subsequent Command sequence. The critical distinction, though, is that the acknowledgement need not come immediately. If, for example, the HPC is already in the process of sending an Interrupt message, and receives a Command, it will complete the current Interrupt sequence before acknowledging the Command with a new Interrupt.

Command sequences (from the CPU to the HPC) consist of a one-byte command code, followed by any argument values necessary to complete the command. Each byte written to the HPC triggers an internal interrupt (I3); the HPC buffers up these bytes until a full command has been received, then acts on it in the last byte's interrupt service routine. Commands taking a significant amount of processing time can be scheduled within the HPC using interrupts, either from external events or from one of the HPC's eight timers; each interrupt triggering the next step of the command.

Interrupt sequences (from the HPC to the CPU) operate similarly, but with a small difference. Only the first byte presented by the HPC causes an interrupt to the CPU; this byte is the interrupt vector value, which triggers the interrupt (through the RDRDY pin) and selects the CPU's service routine. The CPU remains in its interrupt service routine until the transfer of data associated with that interrupt event is finished, then returns to its previous task. This is not to say that the CPU must keep all other interrupts disabled during an Interrupt sequence, but only that no other interrupt occurring during this time may cause the CPU to read from the HPC, or to terminate reading, until the current Interrupt seguence is complete. With the NS32C016 processor as host, the main challenge is to keep the Interrupt Acknowledge bus cycles from other interrupts, which appear as Read cycles, from causing URD pulses to the HPC. It is possible to distinguish a Non-Maskable Interrupt from a Maskable Interrupt by the address asserted by the CPU in acknowledging the interrupt, and in a larger kind of system containing an NS32202 Interrupt Control Unit, the NS32000 Cascaded Interrupt feature can be used to prevent unwanted reads from the HPC from occurring as a result of other Maskable interrupts as well. In our application hardware, the only type of extraneous interrupt occurring is the Non-Maskable Interrupt; address decoding logic isolates the HPC's UPI port from these.

3.4 Commands

The first byte (command code) is sent to address FFFC00. and any argument bytes are then written to address FFFE00. The CPU may poll the UPIC register at address FD0000 to determine when the HPC can receive the next byte, or it can simply attempt to write, in which case it will be held in Wait states until the HPC can receive it. Unless noted, the CPU may send commands continuously, without waiting for acknowledgement interrupts from previous com-

00 INITIALIZE

This command has two functions. The first INITIALIZE command after a hardware reset (or RESET command) enables the !RTC and !BUTTON-DATA interrupts. The INITIALIZE command may be re-issued by the CPU to either start or stop the !RTC interrupts. There is one argument:

RTC-Interval: One-byte value. If zero, !RTC interrupts are disabled. Otherwise, the !RTC interrupts occur at the interval specified (in units of 10 ms per count).

01 SET-CONTRAST

The single argument is a 3-bit number specifying a contrast level for the LCD panel (0 is least contrast, 7 is highest contrast). There is no response interrupt. Does not require INITIALIZE command first.

02 SEND-LCD

This writes a string of up to 8 bytes to the LCD panel. Arguments are:

flags: a single byte, containing the RS bit associated with each byte of data. The first byte's RS value is in the leastsignificant bit of the FLAGS byte.

#bytes: The number of bytes to be written to the LCD display.

byte[1]—byte[#bytes]: The data bytes themselves.

The HPC determines the proper delay timing required for command bytes (RS = 0) from their encodings. This is either 4.9 ms or 120 μ s.

The response from the HPC is the !ACK-SEND-LCD interrupt, and this command must not be repeated until the interrupt is received. This command does not require an INITIALIZE command first.

03 SEND-LED

The single argument is a byte containing a "1" in each position for which an LED should be lit.

There is no response interrupt, and this command does not require the INITIALIZE command first.

04 BEEP

No arguments. This beeps the panel for approximately one second. No response interrupt. If a new BEEP command is issued during the beep, no error occurs (the buzzer tone is extended to one second beyond the most recent command). Does not require INI-TIALIZE command first.

A5 RESET-HPC

Resets the HPC if it is written to address FFFC00. It may be written at any time that the UPI port is ready for input; it will automatically cancel any partially-entered command. The CPU's Maskable Interrupt must be disabled before issuing this command.

After issuing this command, the CPU should first poll the UPIC register at address FD0000 to see that the HPC has input the command (the least-significant bit [Write Ready] is zero). It must then wait for at least 25 μ s, then read a byte from address FFFE00. The HPC now begins its internal re-initialization. The CPU must wait for at least 80 μs to allow the HPC to re-initialize the UPI port. Since part of the RESET procedure causes Ports A and B to float briefly (this includes the CPU's Maskable Interrupt input pin), the CPU should keep its maskable interrupt disable during this time. It also must not enter a command byte during this time because the byte may be lost.

3.5 Interrupts

The HPC interrupts the CPU, and provides the following values as the interrupt vectors for the CPU hardware. The CPU then reads data from the HPC at address EEEE00. All data provided by the HPC must be read by the CPU before returning from the interrupt service routine, otherwise the HPC would either hang or generate a false interrupt. The CPU may poll the UPIC register at address FD0000 to determine when each data byte is ready, or it may simply attempt to read from address FFFE00, and it will be held in Wait states until the data is provided by the HPC.

Note: All CPU interrupt service routines, including the NMI interrupt routines, must return using the "RETT 0" instruction. Do NOT use "RETI".

00-0F (Reserved for CPU internal traps and the NMI interrupt.)

11 !RTC

Real-Time Clock Interrupt. No data returned. Enabled by INITIALIZE command if interval value supplied is non-zero. Note: this version of HPC firmware issues a non-fatal !DIAG interrupt if the CPU fails to service each !RTC interrupt before the next one becomes pending.

17 !ACK-SEND-LCD This is the response to the SEND-LCD command, to acknowledge that data has all been written to Panel LCD display. No other data is provided with this interrupt. Always enabled, but occurs only in response to a SEND-LCD command.

18 !BUTTON-DATA Pushbutton status has changed: one or more buttons have been either pressed or released. The new status of the switches is reported in a data byte, encoded as follows:

> Any pushbutton that is depressed is presented as a "1". All other bit positions, including unused positions, are zeroes. The pushbuttons are debounced before being reported to

the CPU. This interrupt is enabled by the first INITIALIZE command after a reset.

1D !DIAG Diagnostic Interrupt. This interrupt is used to report failure conditions and CPU command errors. There are five data bytes passed by this interrupt:

Severity

Error Code
Data in Error (passed, but contents not defined)

Current Command (passed, but contents not defined)

Command Status (passed, but contents not defined)

The Severity byte contains one bit for each severity level, as follows:

x x x F x x C N

N (Note): least severe. The CPU missed an event; currently only the !RTC interrupt will cause this.

C (Command): medium severity. Not currently implemented. Any command error is now treated as a FA-TAL error (below).

F (Fatal): highest severity: the HPC has recognized a non-recoverable error. It must be reset before the CPU may re-enable its Maskable Interrupt. In this case, the remaining data bytes may be read by the CPU, but they will all contain the value 1D (hexadecimal). The CPU must issue a RESET command, or wait for a hardware reset. See below for the procedure for FATAL error recovery. The Error Code byte contains, for non-FATAL errors, a more specific indication of the error condition:

RTC (Reserved for COMMAND)

RTC = Real-Time Clock overrun: CPU did not acknowledge the RTC interrupt before two had occurred.

The other bits are reserved for details of Command errors, and are not implemented at this time.

The remaining 3 bytes are not yet defined, but are intended to provide details of the HPC's status when an illegal command is received.

Note: Except in the FATAL case, all 5 bytes provided by the HPC *must* be read by the CPU, regardless of the specific cause of the error.

Fatal Error Recovery:

When the HPC signals a !DIAG error with FATAL severity, the CPU may use the following procedure to recover:

1. Write the RESET command (A5 hex) to the HPC at address FFFC00.

- 2. By inspecting the UPIC register at address FD0000, wait for the HPC to read the command (the *WRRDY bit will go low).
- 3. Wait an additional 25 μ s.
- 4. Read from address FFFE00. This will clear the OBUF register and reset the Read Ready status of the UPI port. The HPC will guarantee that a byte of data is present; it is not necessary to poll the UPIC register. This step is necessary because only a hardware reset will clear the Read Ready indication otherwise (HPC firmware cannot clear it).
- 5. Wait at least 80 μ s. This gives the HPC enough time to re-initialize the UPI port.
- 6. After Step 5 has been completed, the CPU may re-enable the Maskable Interrupt and start issuing commands. Since the HPC is still performing initialization, however, the first command may sit in the HPI IBUF register for a few milliseconds before the HPC starts to process it.

4.0 SOURCE LISTINGS AND COMMENTARY

4.1 HPC Firmware Guide

Refer to this section for help in following the flow of the HPC firmware in the listing below. Positions in the code are referenced by assembly language labels rather than by page or line numbers.

The firmware for the HPC is almost completely interrupt-driven. The main program's role is to poll mailboxes that are maintained by the interrupt service routines, and to send an interrupt to the CPU whenever an HPC interrupt routine requests one in its mailbox.

On reset, the HPC firmware begins at the label "start". However, the first routine appearing in ROM is the Fatal Error routine. This was done for ease of breakpointing, to keep this routine at a constant address as changes were made elsewhere in the firmware.

4.1.1 Fatal Error Routine

At the beginning of the ROM is a routine (label "hangup") that is called when a fatal error is detected by the HPC. This routine is usually called as a subroutine (although it never returns). It disables HPC internal interrupts, and then sets bit 7 of the LCD Contrast Latch as a trigger for a logic analyzer, MOLE or ISE system.

Its next action is to display its subroutine return address in hexadecimal on the LCD panel. This address shows where the error was detected. The HPC then enters an infinite loop, which continuously presents the !DIAG interrupt. It may be terminated either by a hardware reset or by sending the RESET command from the CPU. On receiving the RESET command, the HPC jumps to label "xreset", which is within the command processing routine. The "xreset" rou-

tine waits for the CPU to read from the UPI port, then clears a set of registers to simulate a hardware reset and jumps to the start of the program.

4.1.2 Initialization

On receiving a Reset signal, the HPC begins execution at the label "start". A required part of any application is to load the PSW register, to select the desired number of Wait states (without this step, the Reset default is 4 Wait states, which is safe but usually unnecessary).

Other initializations here are application-dependent, and so they relate to our application system and front-panel operations.

At label "srfsh", the program starts the Refresh clock pulses running for the dynamic RAM on our application hardware, from HPC pin P0 (controlled by Timer T4). For debugging purposes, a circuit within the RAM controller section performs continuous refreshes during Reset pulses, so data in dynamic RAM is never lost unless power is removed.

At "supi", the UPI port is initialized for transfers between the HPC and the CPU.

At label "sram", all RAM within the HPC is initialized to zero. This is done for debugging purposes, to help ensure that programming errors involving uninitialized data will have more consistent symptoms.

At "sskint", the stack pointer is initialized to point to the upper bank of on-chip RAM (at address 01C0). The address of the fatal error routine "hangup" is then pushed, so that it will be called if the stack underflows. This is not necessary in all applications, since the Stack Pointer starts at address 0002, but for our purposes it was more convenient to relocate it

At "tminit", the timers T1-T3 are stopped and any interrupts pending from timers T0-T3 are cleared.

In addition, some miscellaneous port initializations are performed here. The upper byte of Port A is set as an output port (for data going to the LCD and LED displays), and the Port B pins which select pushbutton data are initialized.

At "sled", the LED control signals are initialized, and all LED indicators on the panel are turned off.

At "stmrs", all timers are loaded with their initial values, and timers T5-T7 are stopped and any interrupts pending from them are cleared. (Timer T4 keeps running for dynamic RAM refresh.)

At "sled", the panel LCD display is initialized to a default contrast level of 5, then commands are sent to initialize it to 8-bit, 2-line mode, with the cursor visible and moving to the right by default. This section calls a subroutine "wrpnl", located at the end of the program, which simply writes the character in the accumulator out to the LCD display and waits for approximately 10 ms. Note that if the CPU fails to initialize the LCD display further, a single cursor (underscore) character is all that appears: a recognizable symptom of a CPU problem.

The program now continues to label "minit", which performs some variable initializations which are necessary for operation of the UPI Driver itself (as opposed to the application). This much must always be present, but any other initializations required by the application should appear here as well. For our front-panel application, there are no such initializations required.

At label "runsys", the necessary interrupts are enabled (from the timers, and from pin I3, which is the UPI port interrupt from the CPU), and the program exits to the Main Program loop at label "mainlp".

4.1.3 Main Program (UPI Output to CPU)

The Main Program is the portion of the UPI Driver that runs with interrupts enabled. It consists of a scanning loop at label "mainlp", calling a set of subroutines (explained below). It is responsible for interrupting the CPU and passing data to it. The HPC is allowed to write data to the CPU only after interrupting it. The main loop scans a bit-mapped variable in on-chip RAM that is set up by interrupt service routines (a word called "alert") to determine whether any conditions exist that should cause an interrupt to the CPU.

The "alert" word contains one bit for each interrupt that the HPC can generate. If a bit is set (by an interrupt service routine), the Main Program jumps to an appropriate subroutine to notify the CPU. Each subroutine first checks whether the UPI interface's OBUF register is empty, and if not, it waits (by calling the subroutine "rdwait"). It then writes the 32000 interrupt vector number to the OBUF register. This has the effect of interrupting the CPU (Because the pin URDRDY goes low), and the CPU hardware reads the vector from the OBUF register. If there is more information to give to the CPU, the HPC places it, one byte at a time, into the OBUF register, waiting each time for OBUF to be emptied by the CPU. This technique assumes that the CPU remains in the interrupt service routine until all data has been transferred. If the CPU were to return from interrupt service too early, the next byte of data given to it would cause another interrupt, with the data value taken as the vector number. (Note, however, that a Non-Maskable interrupt is allowed. It simply delays the process of reading data from the HPC. Since the HPC is running its main program at this point, with its internal interrupts still enabled, it is not stalled by this situation.)

Subroutines called from the Main Program loop are:

sndrtc: sends a Real-Time Clock interrupt to the CPU. No data is transferred; only the interrupt vector.

sndlak: interrupts the CPU to acknowledge that a string of data (from a SEND-LCD command) has been written to the LCD display. No data is transferred for this interrupt.

sndbtn: interrupts the CPU to inform it that a pushbutton has been pressed or released. A data byte is transferred from variable "swlsnt", which shows the new states of all the pushbuttons.

sndiag: interrupts the CPU to inform it of a !DIAG interrupt condition, when it is of NOTE severity. (Other !DIAG conditions are handled at label "hangup".)

4.1.4 Interrupt Service Routines

All of the remaining routines are entered by the occurrence of an interrupt.

4.1.4.1 UPI Port Input from CPU (Interrupt I3)

This interrupt service routine, at label "upiwr", accepts commands from the CPU. Each byte of a command triggers an interrupt on the I3 pin. When the last byte is received, the command is processed before the I3 interrupt routine returns. The HPC is therefore immediately ready to start collecting another command.

Any command that involves waiting is only initiated before the I3 routine returns, and interrupts are set up to activate more processing when the time is right. Therefore, this interrupt service routine returns promptly, even for time-consuming commands.

At any time, the "upiwr" routine may be in one of the following states:

- 1. Waiting for the first byte of a command. In this state, the variable "curcmd" (Current Command) has its top bit ("cmdemp") set, meaning that it is empty. When a byte is received from the CPU in this state, this routine jumps to the label "firstc". The byte is placed in the "curcmd" byte (clearing the top bit), and then a multi-way branch (jidw) is performed, whose destination depends on the contents of the byte. The possible destinations have labels starting with the letters "fc". If the command has only one byte (for example, the command BEEP), it is processed immediately in the "fc" sequence, and the "curcmd" variable is set empty again. If, however, the command is longer than one byte, its "fc" routine will place a value into the variable "numexp", which gives the number of additional bytes that are expected for this command, and then will return from the interrupt. Note that the "curcmd" byte. now appears to be full, because its top bit is no longer
- 2. Collecting bytes of a command. The code that is relevant in this state is between the labels "upiwr" and "lastc". This state is in effect while the "cmdemp" bit of "curcmd" is zero and the "numexp" variable is non-zero. Each I3 interrupt causes the routine to place the command byte into a buffer ("cpubuf", with pointer variable "cpuad"), decrement the "numexp" variable, and return if the result is non-zero. If the result is zero, then the routine has collected an entire command, and it goes to the label "lastc", and enters state (3) below.
- 3. In this state, the requested number of bytes has been collected, and this usually means that the entire command, except for the first byte, is in the "cpubuf" area of RAM. The code for this state is at label "lastc". First, the "curcmd" byte is checked to see whether "extended collection" is being performed (bit 6 set: see below). If not, the "curcmd" byte is set empty. A multiway branch is then performed (jidw), which transfers control depending on the command byte in "curcmd". All routines that are destinations of this branch start with the letters "Ic". The "Ic" routine for each command uses the data in "cpubuf" to process the current command. In some cases, this processing is completed very quickly. For example, at label "lcsled", a value is simply transferred from "cpubuf" to a latch that drives the LEDs on the front panel, and this interrupt service routine returns. But a more complex command can move data out of "cpubuf" to other variables in RAM, and start a timer to sequence the process of executing the command.

In some commands (for example, SEND-LCD), state (3) above is entered twice. This is called "extended collection", and occurs when a command has variable length. State (3) is entered once to collect enough information to determine the exact length of the command. It then sets up the "numexp" variable again, re-entering state (2) to collect the remainder of the command. When state (3) is entered the second time, it processes the command. A bit in the "curcmd" variable (bit 6, called "getcnt") is set in state (1), which indicates that another collection will be performed, and prevents state (3) from setting the "curcmd" byte empty the first time it is entered.

Command Processing Routines

INITIALIZE I3 interrupt labels: State 1 = fcinit State 3 = Icinit

SET-CONTRAST I3 interrupt labels: State 1 = fcslcv State 3 = lcslcv

At label "IcsIcv" (Set LCD Voltage), the LCD Contrast latch is loaded from the value supplied by the CPU.

SEND-LCD I3 interrupt labels: State 1 = fcslcd State 3 = lcslcd

This command uses the "extended collection" feature. At label "fcslcd", two bytes are requested for collection, but the "getcnt" bit of "curcmd" is set, meaning that these are not the last bytes of the command. At label "lcslcd" (jumping to label "lcslc1"), the length of the instruction is determined from the # bytes value supplied by the CPU, and a second collection of bytes is requested, this time with the "getcnt" bit off. When the last byte has been collected, control is transferred to the label "lcslcd", then to "lcslc2". Here, the data bytes for the panel are unloaded from the CPU buffer area "cpubuf" into the LCD string buffer "lcdbuf". The flag (RS) bits are loaded into variable "lcdsg", and the number of bytes to be sent to the LCD display is placed into variable "lcdsct". Timer T6 is now started, to provide scheduling interrupts for writing the bytes from the LCD string buffer to the LCD display.

On occurrence of each T6 interrupt (labels "t6int" and "t6nxtc"), one byte is written to the LCD display. Depending on the state of the RS flag for that byte, and the value sent to the panel, T6 may run for either 120 μs or 4900 μs before it triggers the next transfer. When the last character has been transferred, and Timer T6 has provided the proper delay after it, the bit "alcdak" is set in the "alert" word, requesting the main program to send an !ACK-SEND-LCD interrupt

to the CPU.

SEND-LED I3 interrupt labels: State 1 = fcsled State 3 = lcsled

At label "Icsled", the byte provided by the CPU is written to the LED latch.

BEEP I3 interrupt labels: State 1 = fcbeep State 3 = (none)

At label "fcbeep", Port P pin P3 is enabled to toggle on each underflow of Timer T7, which has been initialized at the beginning of the program (label "stmrs") to underflow at a rate of 6 kHz. Pin P3, then, presents a 3 kHz square wave to the panel buzzer. To time out the duration of the beep tone, interrupts from Timer T0 are enabled, which then occur once every 53 ms. The variable "beepct" is set up with the number of T0 interrupts to accept, and is decremented on each T0 interrupt. When it has been decremented to zero (meaning that one second has elapsed), pin P3 is reset to a constant zero to turn off the tone.

4.1.4.2 Background Timer (T1) Task

The Timer T1 interrupt service routine represents a task that is not triggered directly by CPU commands. Its functions are to interrupt the CPU periodically for the Real-Time Clock function, and to present the IBUTTON-DATA interrupt whenever the pushbutton inputs change state.

Timer T1 is loaded with a constant interval value which is used to interrupt the HPC at 10 ms intervals. When the Timer T1 interrupt occurs (labels 'tmrint'', to "t1poll'', to "t1int''), then if the real-time interrupt is enabled, the variable "rtccnt" is decremented to determine whether an !RTC interrupt should be issued to the CPU. If so, the bit "arto" in the "alert" word is set, requesting the main program to issue the interrupt. The main program, at label "sndrto", actually interrupts the CPU. No other data is passed to the CPU with the interrupt.

At label "kbdchk" the panel pushbutton switches are also sampled. If the pattern matches the last sample taken (saved in variable "swlast") then it is considered to be stable, and it is then compared to the last switch pattern sent to the CPU (in variable "swlsnt"). If the new pattern differs, then it is placed in "swlsnt", and the bit "abutton" in variable "alert" is set, requesting the main program to send a !BUTTON-DATA interrupt. The main program, at label "sndbtn", triggers the interrupt and passes the new pattern to the CPU from variable "swlsnt".

4.1.4.3 Timer T6 Interrupt

Because the LCD controller's command acknowledgement capability was not used in our application, Timer T6 is used to time out the LCD controller's processing times. See the description of the SEND-LCD command above.

4.1.4.4 Timer T0 Interrupt

The interrupt service routine for Timer T0 (labels "tmrint", to "t0poll", to "t0int") is used simply to provide timing for the duration of the speaker tone. The interrupt is enabled in response to the BEEP command from the CPU, and is disabled on occurrence of the interrupt. It provides an interval of approximately one second.

4.2 HPC Firmware Listing

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Declarations: Register Addresses
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                HPCUPI
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          25-Feb-88 19:95
PAGE 2
                                  21 22 99C9 24 99C9 26 99C9 27 99C0 28 99C9 27 99C0 28 99C9 27 99C0 33 99C9 23 99C9 23 99C9 24 99C9 23 99C9 24 99C9 23 99C9 24 99C9 24 99C9 24 99C9 24 99C9 24 99C9 25 9C9 
                                                                                                                                                                                                                                                                                                                                                                                                                                               .form 'Declarations: Register Addresses'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 x'C0:w ; PSW register
x'C8:b ; Low byte of Accumulator.
x'C9:b ; High byte of Accumulator.
x'C1:b ; Low byte of Register B.
x'C1:b ; High byte of Register B.
x'C1:b ; Low byte of Register X.
x'CF:b ; High byte of Register X.
                                                                                                                                                                                                                                                                                                                                                     psw
al
ah
bi
bh
xl
xh
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         x'CF:b ; High byte of Register
x'DB:b
x'D4:b
x'D6:b
x'D6:b
x'D6:b
x'EB:b
x'EB:b
x'E1:b
x'E2:b
x'E2:b
x'E2:b
x'E3:b
x'E4:b
x'E4:b
x'E4:b
x'E4:b
x'E5:b
x'E3:b
x'E3:b
x'E4:b
                                                                                                                                                                                                                                                                                                                                                     enir
irpd
ircd
sio
porti
obuf
                                                                                                                                                                                                                                                                                                                                                   obuf
portah
portb
portbh
upic
ibuf
dirah
                                                                                                                                                                                                                                                                                                                                                   dirb
dirbl
dirbh
bfun
bfunl
bfunh
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               x'9194:b
x'9129:b
x'9122:b
x'9124:b
x'9126:b
x'9128:b
                                                                                                                                                                                                                                                                                                                                                     portd
enu
enui
rbuf
                                                                                                                                                                                                                                                                                                                                                        tbuf
                                                                                                                                                                                                                                                                                                                                                        enur
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               x'8148:w
x'9144:w
x'9144:w
x'9146:w
x'9148:w
x'9148:w
x'914E:w
x'9159:b
x'9151:b
x'9152:w
x'9152:b
                                                                                                                                                                                                                                                                                                                                                   t4
r4
t5
r5
t6
r6
t7
r7
                                                                                                                                                                                                                                                                                                                                                                                                                                          = = = = =
                                                                                                                                                                                                                                                                                                                                                   pwmode
pwmdl
pwmdh
portp
portpl
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Low byte of PWMODE.
; High byte of PWMODE.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Low byte of PORTP.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    TL/DD/9976-18
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Declarations: Register Addresses
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   HPCUPI
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            25-Feb-88 10:05
PAGE 3
                                       71 9153
72 915C
73 9184
76 9188
76 9188
77 9188
78 918C
89 918E
81 918E
82 918F
83 9199
84 9199
85 9191
86 9192
87
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       x'9153:b
x'915C:b
                                                                                                                                                                                                                                                                                                                                                             portph = eicon =
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; High byte of PORTP.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    x'9182:w
x'9186:w
x'9186:w
x'9188:w
x'9188:w
x'918E:w
x'918E:b
x'9199:w
x'9199:b
x'9199:b
x'9192:b
                                                                                                                                                                                                                                                                                                                                                        t1
r1
r2
t2
r3
t3
divby
divbyl
divbyl
tmmode
tmmdl
tmmdh
tpcon
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Low byte of DIVBY.
; High byte of DIVBY.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Low byte of TMMODE.
; High byte of TMMODE.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    TL/DD/9976-19
```

ASC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987) HPCUPI JPI PORT INTERFACE DEMO Peclarations: Register Bit Positions					25-Feb-88 1 0:0 5 PAGE 4
89	.1	form 'Decl	arations:	Register Bit Positions'	
90					
91	; Name	Position		ter(s)	
92	;				
93					
94 0000	gie =	ø	; enir		
95 0002	i2 =	2	; enir,	irpd, ircd	
96 9993	i3 =	3		irpd, ircd	
97 0004	i4 =	4	; enir,	irpd, ircd	
98 9995	tmrs =	5	; enir,	irpd	
99 0006	uart =	6	; enir,	irpd	
100 0007	ei =	7	; enir,	irpd	
191					
102 0001	uwmode =	1	; ircd		
103 0000	uwdone =	ø	; irpd		
194					
105 0000	tbmt =	ø	; enu		
196 9991	rbfl =	1	; enu		
107 0004	b8or9 =	4	; enu		
108 0005	xbit9 =	5	; enu		
109 0002	wakeup ⇒	2	; enur		
110 0003	rbit9 =	3	: enur		
111 0006	frmerr =	6	: enur		
112 0007	doeerr =	7	; enur		
113 0000	eti =	9	; enui		
114 0001	eri =	i	; enui		
115 0002	xtclk =	2	; enui		
116 0003	xrclk =	3	; enui		
117 9997	b2stp =	7	; enui		
118					
119 0000	wrrdy =	9	; upic		
120 0001	rdrdy =	í	; upic		
121 0002	laØ =	ż	; upic		
122 8003	upien ≃	3	; upic		
123 0004	b8or16 =	4	; upic		
124	2001.10	•	, 40.0		
125 0000	tØtie =	9	; tmmdl		
126 0001	tøpnd =	í	; tmmdl		
127 9993	tøack =	3	; tmmdl		
128 0004	titie =	4	; tmmdl		
129 9995	t1pnd =	5	; tmmdl		
130 0006	t1stp =	6	; tmmdl		
131 9997	t1ack =	7	; tmmdl		
132 9999	t2tie =	é	; tmmdh		
133 0001	t2pnd =	1	; tmmdh		
134 0002	t2prid =	2	; tmmdh		
135 0003	t2stp =	3	; triman		
136 0004	t2ack =	4			
137 0005	t3t1e =	5	; tmmdh ; tmmdh		

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Declarations: Register Bit Positions
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 HPCUP1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                25-Feb-88 10:05
PAGE 5
                            139 9897
149 9898
144 9898
144 9893
144 9893
145 9894
146 9895
147 9896
155 9896
155 9896
155 9896
157 9897
158 9897
158 9897
158 9898
169 9898
169 9898
169 9898
169 9898
167 9898
171 9898
173 9898
174 9898
178 9898
178 9898
178 9898
178 9898
178 9898
178 9898
178 9898
178 9898
178 9898
178 9898
178 9898
178 9898
178 9898
178 9898
178 9898
178 9898
188 9896
188 9896
188 9896
188 9896
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     7
                                                                                                                                                                                                                                                                                                                                                  t3ack
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; tmmdh
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; pumdt; pumdt; pumdt; pumdt; pumdt; pumdt; pumdt; pumdh; 
                                                                                                                                                                                                                                                                                                                                                t4tie
t4pnd
t4stp
t4ack
t5tie
t5pnd
t5stp
t5ack
t6tie
t6pnd
t6stp
t6ack
t7tie
t7pnd
t7stp
t7ack
                                                                                                                                                                                                                                                                                                                                                t4out
t4tfn
t5out
t5tfn
t6out
t6tfn
t7out
t7tfn
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; portpl
; portpl
; portpl
; portph
; portph
; portph
; portph
; portph
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     1 2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; eicon
; eicon
; eicon
                                                                                                                                                                                                                                                                                                                                                  eipol
                                                                                                                                                                                                                                                                                                                                                eimode
eiack
                                                                                                                                                                                                                                                                                                                                             so = sk = pnlclk =
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; portbl, dirbl, bfunl
; portbl, dirbl, bfunl
; portbl, dirbl
                                                                                                                                                                                                                                                                                                                                           lcvclk = ; uaß would be uwrrdy = cdata = astts = ledclk = urdrdy =
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; portbh, dirbh,
but requires no setup.
; portbh, dirbh, bfunh
; portbh (enables non-pushbutton data to Port D).
; portbh (enables pushbutton data to Port D).
; portbh, dirbh
; portbh, dirbh
; portbh, dirbh
                                                                                                                                                                                                                                                                                                                                                                                                                                   CONSTANTS
                                                                                                                                                                                                                                                                                                                                                xon= x'11
xoff= x'13
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; XON character: Control-Q
; XOFF character: Control-S
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
                                                                                                                                                                                                                                                                                                                                                                      25-Feb-88 10:05
PAGE 6
                                                                                                                                                                                                  HPCUPI
  Space Declarations
          189
190 0000
191
192
193 0000
194 0000
                                                                                                                                                       'Space Declarations'
DSECT,BASE,REL ; Basepage RAM variables (addresses $000-008F)
                                                                                                      ; WORD-ALIGNED
dummy: .dsw 1
.set
                                                                                                                                                     ; x'98,01 ; Destroyed on reset (address 0).
upicsv,dummy; Temporary image of UPIC register.
; Alert status bits to main program:
; generate interrupts to CPU.
alerth,alert+1: ; Declare top byte of ALERT word.
; Current address within CPU command buffer.
; Buffer for accepting command parameters from CPU.
; Pointer into LCD character string buffer.
        195 8982
196 8981
197 8981
198 8984
199 8986
291 292
293 9816
294 9811
296 9814
296 9814
211 8816
211 8816
212 8981
213 8917
214 9818
215 8819
216 8829
227 8821
228 8829
229 238
224 228 8821
225 8829
226 227 228 8829
227 228 8829
223 8821
224 8828
224 225 8829
225 226 227 228 8829
224 227 228 8829
224 229 231 8829
224 229 231 8829
225 226 227 228 229 239 231 233 8828
237 238 238
                                                                                                      alert: .dsw 1
                                                                                                      cpuad: .dsw 1
cpubuf: .dsw 4
lcdsix: .dsw 1
                                                                                                                                                           Current command byte from CPU being processed.
Number of parameter bytes expected before command processing begins.
Image of LCD Voltage (Contrast) latch setting; needed with LCD RS (PAUX®) signal coming from this latch.
Holds flag bits for characters sent to Panel LCD display.
Number of characters to be sent to LCD display.
Flag bits associated with characters in LCD String Buffer.
Counter for characters being sent to LCD display from String Buffer.
Last-sampled switch values.
Last switch values sent to CPU.
Beep duration count. Counts occurrences of T® interrupt.
Real-Time Clock Interval (units of T® milliseconds).
Real-Time Clock Current Count (units of T® milliseconds).
Events to check for on Timer T1 interrupts.
Diagnostic Interrupt: Severity Code.
Diagnostic Interrupt: Error Code.
Diagnostic Interrupt: Error Code.
Diagnostic Interrupt: Current Command.
Diagnostic Interrupt: Qualifier (Command Status).
                                                                                                      , BYTE - AL I GNED
                                                                                                      curcmd: .dsb 1
numexp: .dsb 1
                                                                                                      lcvs: .dsb 1
                                                                                                      lcdfgs: .dsb 1
lcdnum: .dsb 1
lcdsfg: .dsb 1
lcdsct: .dsb 1
                                                                                                     swlast: .dsb 1
swlsnt: .dsb 1
beepct: .dsb 1
rtcivl: .dsb 1
rtcent: .dsb 1
rtevs: .dsb 1
dsevc: .dsb 1
dbyte: .dsb 1
dccmd: .dsb 1
                                                                                                      rtccnt:
rtevs:
dsevc:
derrc:
dbyte:
dccmd:
                                                                                                      daual:
                                                                                                                               .dsb 1
                                                                                                                              BIT POSITIONS
                                                                                                                              ; ALERT status word (low-order byte) bits:
                                                                                                                                                                                 ; Pushbutton switch state change.
; Real-Time Interrupt detected.
; Diagnostic interrupt.
; LCD Panel Write Acknowledge.
                                                                                                      abutton =
                                                                                                     artc =
adiag =
                                                                                                      ; (Other bits not defined.)
                                                                                                                              ; ALERT status word (high-order byte, named alerth) bits:
                                                                                                                                                                                                                                                                                                                                                                                     TL/DD/9976-22
 NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
                                                                                                                                                                                                                                                                                                                                                                      25-Feb-88 10:05
PAGE 7
                                                                                                                                                                                                   HPCUP I
  Space Declarations
                                                                                                      ; (Other bits not defined.)
          239
240
241
242
243
244
245 0007
246
247 0006
                                                                                                                               ; CURCMD byte: Current CPU command. The lower 5 bits contain the command code. The upper two bits contain further information about command collection:

7 ; Bit 7 (MSB) of curcmd = 1 means that no command is being processed and curcmd byte is "empty".

6 ; Bit 6 of curcmd = 1 means that the count is being received ; for a variable-length command.
                                                                                                     cmdemp≃ 7
                                                                                                      getcnt= 6
           248
         248
249
259
251
252
253
254
255
256
257
258
                                                                                                                               pnlrs= 3
                                                                                                                               ; RTEVS byte: Events to check for at 10-millisecond intervals. ; (I1 Underflows) ; 1 = Real-Time Clock interrupts enabled to CPU.
          257
258
259 9999
269
261
262 9999
263 9999
                                                                                                      rtcenb= Ø
                                                                                                                                                       STACK,RAM16,REL ; On-chip RAM in addresses @1C0-@1FF.

16 ; Space for 8 words beyond
; interrupt context.

12 ; Spare portion of this space.
4 ; LCD String Buffer.
                                                                                                      .sect
stackb: .dsw
           264
265 0020
                                                                                                      avail: .dsw
lcdbuf: .dsw
                                                                                                                                                                                                                                                                                                                                                                                     TI /DD/9976-23
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Code Section
                                                                                                                                                                                                                                                       HPCUP I
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         25-Feb-88 10:05
PAGE 8
                                                                                                                                                                   .form 'Code Section'
.sect CSECT,ROM16,REL; Code space. (On-chip ROM)
         269 pppp 270 ppp 271 ppp 272 ppp 273 ppp 274 ppp 275 276 277 275 276 277 275 276 277 278 ppp 276 277 278 279 ppp 276 2
                                                                                                                                                                 ; Declarations of subroutines called by one-byte JSRP instruction.
                                                                                                                                                                  .spt
                                                                                                                                                                                                   rdwait
                                                                                                                                                                                                                                                                   ; Waits for CPU to read a value from UPI port.; Writes to LCD panel (for initialization only).
                                                                                                                                                                 ; Program starts at label "start" on reset. This routine is the fatal ; error handler, located here for convenience in setting breakpoint.
                                                                                                                                                                                                                                                                 ; fatal error: signal it and halt.
; Signal error on most-significant bit of
; LCD Contrast Latch.
; Select command mode for LCD controller.
; Place error on Port A for latch.
; Clock LCD Contrast Latch high,
; then low to load it.
                                                                                                                                hangup: rbit
sbit
                                                                                                                                                                                                  gie,enir
7,lcvs
                                                                                                                                                                                                 pnlrs,lcvs
portah,lcvs
lcvclk,portbh
lcvclk,portbh
                                                                                                                                                                   sbit
ld
                                                                                                                                                                   sbit
rbit
                                                                                                                                                                   sbit
rbit
                                                                                                                                                                                                  t6stp,pwmdh
t6tie,pwmdh
                                                                                                                                                                                                                                                                   ; Set up Timer T6 for non-interrupt use.
                                                                                                                                                                   nop
rbit
                                                                                                                                                                                                                                                                  ; Clear Pending bit.
; Get error address from stack.
; In case of stack underflow, re-initialize SP.
                                                                                                                                                                                                  t6pnd,pwmdh
                                                                                                                                                                                                tópnd,pwmdh

Ø.w

sp,#stackb

A,#x'Ø1

wrpnl

pnlrs,lcvs

portah,lcvs

lcvclk,portbh

Lcvclk,portbh

A,1.b
                                                                                                                                                                  pop
ld
ld
jsrl
rbit
ld
sbit
                                                                                                                     R
                                                                                                                                                                                                                                                                         Clear LCD panel.
Set up panel for data.
Place error on Port A for latch.
Clock LCD Contrast Latch high,
then low to load it.
                                                                                                                                                                   rbit
                                                                                                                                                                                                   A,1.b
                                                                                                                                                                                                                                                                          Process first character of return address.
                                                                                                                                                                   ld
swap
and
ld
jsrl
ld
and
ld
jsrl
ld
                                                                                                                                                                                                    л
А,#х'ØF
                                                                                                                                                                                                   A,hextab[A].b
                                                                                                                                                                                                  A, nextab[A].b
wrpnl
A,1.b
A,*x'ØF
A,hextab[A].b
wrpnl
A,Ø.b
                                                                                                                                                                                                                                                                   ; Display it on LCD panel.
; Process second character of return address.
                                                                                                                                                                                                                                                                  ; Display it on LCD panel.
; Process third character of return address.
                                                                                                                                                                  swap
and
ld
jsrl
ld
                                                                                                                                                                                                 A
A,#x'ØF
A,hextab[A].b
Mrpnl
A,Ø.b
A,#x'ØF
A,hextab[A].b
Wrpnl
                                                                                                                                                                                                                                                                  ; Display it on LCD panel.
; Process last character of return address.
                                                                                                                                                                   and
ld
                                                                                                                                                                                                                                                                   ; Display it on LCD panel.
                                                                                                                                 hgupi: ifbit
                                                                                                                                                                                                                                                                   ; Check to see if OBUF register is full.
                                                                                                                                                                                            rdrdv.upic
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        TL/DD/9976-24
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Code Section
                                                                                                                                                                                                              25-Feb-88 10:05
PAGE 9
                                                                                                                HPCUPI
                                                                                                                   ; If not, fill it with !DIAG vector
; continuously.
; Check for UPI data ready.
     318 9961 971DE9
319
                                                                                        obuf,#vdiag
                                                                         lď
   i3,irpd
hgupi1
hgupi
                                                                         ifbit
                                                                         jp
jp
                                                                                                                    ; Check for RESET command.
                                                          haupi1: ifea
                                                                                        ibuf.#x'A5
                                                                                       hgrst
hgupi2
laØ,upic
hgupi2
xreset
                                                                        jp
ifbit
                                                          hgrst:
                                                                         jp
jmpl
                                                                                                                    ; If so, then go reset the HPC.
                                                                                                                    ; This is part of the outer loop, waiting for ; the RESET command.; Clear the UMR detector, ; and keep looking. This is an ; infinite loop until RESET is seen.
                                                          hgupi2: ld
jp
                                                                                       irpd,#x'F7
hgupi
                                                                                       191,111,121,131,141,151,161,171
                                                          hextab: .bvte
                                                                         .byte '8','9','A','B','C','D','E','F'
     339
                                                                                                                                                                                                                       TL/DD/9976-25
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Hardware Initialization
                                                                                                                                                                                                               25-Feb-88 10:05
PAGE 10
                                                                                                                HPCUPI
     .form 'Hardware Initialization'
                                                                                        psw.b,#x'88
                                                                                                                    ; Set one WAIT state.
                                                          start: ld
                                                                                                       ; Start dynamic RAM refreshing,
                                                           srfsh:
                                                                                       ; Start dynamic RAM refreshing, as quickly as possible.
t4out,portpl ; Trigger first refresh ; immediately.
t4stp,pwmdl ; Stop timer 14 to ; allow loading, t4.w.#8 ; then load it.
t4stp,pwmdl ; Start timer T4. tfern,portpl ; Enable pulses out.
r4.w.#8 ; Load R4.
                                                                          sbit
                                                                          ld
                                                                         rbit
sbit
ld
                                                                                                                     ; Set up UPI port.
; 8-Bit UPI Mode
; enabled.
                                                          supi:
                                                                         1d
                                                                                        upic,#x'18
                                                                          sbit
sbit
ld
                                                                                        uwrrdy,bfunh
uwrrdy,dirbh
A,ibuf
                                                                                                                     ; Enable UWRRDY/ out.
                                                                                                                     ; Empty IBUF register,
; in case of false trigger.
                                                                          sbit
sbit
                                                                                        urdrdy,bfunh
urdrdy,dirbh
                                                                                                                     ; Enable URDRDY/ out.
                                                                                                                     ; Set up UREAD/ interrupt.
; Detects rising edges.
; Clear any false interrupt
; due to mode change.
                                                                          sbi t
ld
                                                                                         i2,ircd
irpd,#x'FB
                                                                                                                     ; Set up UWRITE/ interrupt.
; Detects rising edges.
; Clear any false interrupt
; due to mode change.
                                                                                         i3,ircd
irpd,#x'F7
     375
376
377 ØØC4
                                                                                        ; Clear all RAM locations.
; Clear Basepage bank:
BK,*x'9000,*x'900E ; Establish loop base and limit.
     377 90C4
378 90C4 8090BE
380 90C7 90
381 90C8 E1
382 90C9 62
383
384 90C9 62
385
386 90CP 69
387 9000 E1
388 9001 62
389
                                                           sram:
                                                           ld
sraml1: clr
                                                                                        A
A,[B+].w
sraml1
                                                                          jр
                                                                                        ; Clear Non-Basepage bank:
BK,#x'01C0,#x'01FE ; Establish loop base and limit.
                                                           ld
sraml2: clr
                                                                                        A
A,[B+].w
sraml2
                                                                                                                                                                                                                       TL/DD/9976-26
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Hardware Initialization
                                                                                                                                                                                 HPCUP I
                                                                                                                                                                                                                                                                                                                                         25-Feb-88 10:05
PAGE 11
                                                                                                                                           ; Set up Stack and remove
; individual interrupt enables.
sp,#stackb+2 ; Move stack to high
; bank of on-chip RAM.
stackb.w,#hangup ; Safeguard against
; stack underflow.
enir,#x*89 ; Disable interrupts
; individually.
          390 0002
391
                                                                                              sskint:
         392 00D2 B70002C4
                                                                                     R
                                                                                                                  ld
        394 88D6 87888888888
395
396 88DC 9788D8
397
                                                                                                                     ld
                                                                                                                     ld
        398
399 900F 8398019288
400 90E4 8744400190A8
401 90EA 8355018EAB
402
403 90EF 87CCC80190AB
404
                                                                                             tminit: ld
ld
ld
                                                                                                                                            t@con,#x'@8
tmmode,#x'444@
divby,#x'@@55
                                                                                                                                                                                              ; Stop timers T1, T2, T3.
; Timers T2 and T3 set to
; clock externally.
; Clear and disable timer
; T0-T3 interrupts.
                                                                                                                                             tmmode, #x 'CCC8
                                                                                                                     ld
       4,94
4,95
4,96 8,9F5 97FFF1
4,97 8,9F8 96E390
4,98 9,9F8 96F390
4,99 9,9FE 96E390
4,11
4,12 9,194 97FFE1
4,13 8,197 96E31E
4,14 9,19A 96F38E
4,15 9,190 96E31E
4,16 9,119 96E31E
4,17 4,18 9,113
                                                                                                                     ld
sbit
sbit
sbit
sbit
                                                                                                                                           dirah,#x'FF
astts,portbh
astts,dirbh
cdata,portbh
cdata,dirbh
                                                                                                                                                                                         ; Initialize Port A upper byte for output.
; Enable and de-assert ENASITS/ signal
; (enables pushbutton data to Port D).
; Enable and de-assert ENCDATA/ signal.
; (enables other data to Port D).
                                                                                                                                            portah,#x'FF
ledclk,portbh
ledclk,dirbh
ledclk,portbh
ledclk,portbh
                                                                                                                                                                                         ; Set up to turn off LED's.
; Start with LEDCLK low,
; (enable output),
; then high,
; then low again.
                                                                                                                    ld
rbit
sbit
sbit
rbit
                                                                                             sled:
                                                                                                                                                                                               Set up remaining timers.
(T1-T3 already stopped
and pending bits cleared
at tminit above, as
part of MICROWIRE init.)
          418 Ø113
                                                                                              stmrs:
       418 #113
419
429
421
422
423
424 #113 872FFF#182AB
425 #119 872FFF#184AB
426
427
428
429 #11F 874449#15PAB
439 #125 49
431 #126 49
432 #127 87CCC8#15PAB
433
434
435
436 #120 87FFFF#14AAB
437
438 #123 83CC#14CAB
         419
                                                                                                                                                                                          ; T1 runs at 10-millisecond real-time interval.
                                                                                                                                            t1,#12287
r1,#12287
                                                                                                                     ld
ld
                                                                                                                                                                                           ; Timer remains stopped, and interrupt ; disabled, until INITIALIZE command.
                                                                                                                                                                                              ; Stop timers T4-T7.
; Wait for valid PND
; bits.
; Clear and disable
; interrupts from all
; PWM timers.
                                                                                                                                            pwmode, #x 14448
                                                                                                                     ld
                                                                                                                     nop
nop
ld
                                                                                                                                            pwmode, #x 1 CCC8
                                                                                                                                            r6,#x'FFFF
                                                                                                                                                                                          ; No modulus for LCD Display Ready timer.
                                                                                                                     lđ
        438 Ø133 83CCØ14CAB
439 Ø138 83CCØ14EAB
                                                                                                                                            t7,#204
r7,#204
                                                                                                                                                                                          ; Set 17 to underflow at 6 KHz rate ; (= 3 KHz at pin).
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Hardware Initialization
                                                                                                                                                                         HPCUP I
                                                                                                                                                                                                                                                                                                                         25-Feb-88 10:05
PAGE 12
        440 013D B601531F
441 0141 B601511E
                                                                                                               rbit
rbit
                                                                                                                                      t7tfn,portph
t7stp,pwmdh
                                                                                                                                                                            ; Disable beep tone to panel speaker.
; Start 17 running.
      449 9130 B691511
442
443
444 9145
446
447
448
449 9145 979A12
459
451 9148 BC12E1
452
453 9148 96E319
454 9155 9151 96E319
457
458
458
459
459
458
459
458
459
458
459
458
459
458
                                                                                                                                                          ; Set up LCD display.
; Requires use of timer T6, so
; appears after timer initialization.
                                                                                         slcd:
                                                                                                                                    ; First, set up LCD contrast.

cvs,#x'$A ; Initialize memory image of LCD Voltage
; latch, containing RS (PAUX®) bit also.
; Arbitrary initial contrast level of 5,
; and RS/ (PAUX®) is high (="command").

cvclk,portbh ; Start with LCVCLK low,
cvclk,portbh ; (enable output)
cvclk,portbh ; then high,
cvclk,portbh ; then low to get it into LCV latch.
                                                                                R
                                                                                                               ld
                                                                                                              ld
                                                                                                               rbit
                                                                                                               sbit
sbit
      456 6154 96E319
457
458
459 8157 96E28F
469 815A 96F28F
461
462
463
464
465
815D 86815188
468 8167 86815111
472 8167 86815111
472 8179 65
473 8171 8681518A
474 8175 8681518A
474 8175 8681518A
475 477
478 479
488 481
482
483
8179 9838
484 89178 2E
486 8177 9838
489 8181 2E
                                                                                                               rbit
                                                                                                                                    ; Initialize PNLCLK (Panel "E" signal).
pnlclk,portbl ; Start with PNLCLK high
pnlclk,dirbl ; (enable output).
                                                                                                                                                          ; Wait for worst-case command
; execution time (4.9 ms, twice), in case
; a panel command was triggered while
; PNLCLK was floating.
wmndh ; Clear T6 PND bit.
98 ; Set T6 to twice 4.9 milliseconds.
wmndh ; Start timer T6.
wmndh ; Wait for T6 PND bit
; Wait for T6 PND bit
; to be set.
                                                                                         sbit
ld
rbit
lcdlp1: ifbit
                                                                                                                                      t6ack,pwmdh
t6,#13000
t6stp,pwmdh
t6pnd,pwmdh
                                                                                         jp
jp
lcdgo1: sbit
sbit
                                                                                                                                      lodgo1
lodlp1
t6stp,pwmdh
t6ack,pwmdh
                                                                                                                                                                              ; Stop timer T6.
; Clear T6 PND bit.
                                                                                                                                                           ; Reset Panel controller (per Hitachi HD4478); User's Manual).
                                                                                                                                                                (Panel RS signal was set
in LCD Contrast initialization above,
so no change needed here to
flag these as commands.)
                                                                                                                                    A,#x138
wrpnt
A,#x138
                                                                                                               ld
jsrl
ld
jsrl
ld
                                                                                                                                                                                ; Send "8-Bit Mode, 2 Lines" command: one;
                                                                                                                                                                                ; two;
                                                                                                                                    wrpnl
A,#x'38
wrpnl
                                                                                                                                                                                ; three;
                                                                                                               jsrl
                                                                                                                                                                                                                                                                                                                                    TI /DD/9976-28
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Hardware Initialization
                                                                                                                                                                          HPCUPI
                                                                                                                                                                                                                                                                                                                         25-Feb-88 10:05
PAGE 13
       499 8182 9938
491 8184 2E
492 8185 9988
493 8187 2E
494 8188 9981
495 818A 2E
496
497
498
499 8188 9986
589 8180 2E
589 8180 2E
581 818E 998E
582 8199 2E
583 8199 2E
584 585
                                                                                                               ld
jsrl
ld
jsrl
ld
                                                                                                                                    A,#x'38
wrpnl
A,#x'98
wrpnl
A,#x'91
                                                                                                                                                                                 ; four times.
                                                                                                                                                                                ; Disable display.
                                                                                                                                                                                ; Clear display RAM.
                                                                                                               jsrl
                                                                                                                                      wrpnl
                                                                                                                                                           ; Initial default mode settings.
                                                                                                                                                                                ; Set mode to move cursor to the right, no
; automatic shifting of display.
; Enable display: non-blinking cursor mode.
                                                                                                                                     A,#x'86
                                                                                                               ld
                                                                                                               jsrl
Id
                                                                                                                                     wrpnl
A,#x'9E
wrpnl
                                                                                R
                                                                                                               jsrl
                                                                                                              CONTINUES TO MAIN PROGRAM INITIALIZATION
                                                                                        :
                                                                                                                                                                                                                                                                                                                                    TL/DD/9976-29
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Main Program Initialization
                                                                                                                HPCUP I
                                                                                                                                                                                                               25-9-6-88 10:05
PAGE 14
     596
597
598
599
9191
519
511
512
9191
978919
513
9194
87999694
514
9198
979811
515
516
                                                                         .form 'Main Program Initialization'
                                                          minit:
                                                                                                      ; Once-only initializations.
                                                                                                                 ; Current Command: top bit set means "none".
; Set CPU command index to beginning of buffer.
; Arbitrary starting value.
                                                                         ld
ld
ld
                                                                                        curcmd, #x '89
                                                                                        cpuad,#cpubuf
                                                                                        numexp,#8
     516
517
518
519
                                                                                                      ; Arbitrary set of initialization values for variables, in effect until receipt of the first INITIALIZE ; command.
     520 0198 B7000002
521
522 019F
523
                                                                                        alert.#0
                                                                         ld
                                                                                                                    ; No events pending.
                                                           runsys:
                                                                                                      ; Enable interrupts, start timers and go to main loop.
     524 919F 96D99D
525
                                                                                                                    ; Enable timer interrupts. (Done here
; to allow certain commands without an
; INITIALIZE command first.)
; Enable CPU Command interrupt.
; Enable interrupt system.
                                                                                        tmrs,enir
                                                                         sbit
     526
527 Ø1A2 96DØØB
528 Ø1A5 96DØØ8
529
53Ø
                                                                         sbit
                                                                                        i3.enir
                                                                                                                                                                                                                       TL/DD/9976-30
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987) UPI PORT INTERFACE DEMO
                                                                                                                HPCUPT
                                                                                                                                                                                                               25-2-0-88 10:05
                                                                                                                                                                                                                             PAGE
                                                                         .form 'Main Scan Loop'
     532
533
534
535
8917
537
8918
538
539
9910
541
542
543
544
545
546
FFFC 8988
548
549 FFFC 8988
549 FFFE 8988
559 FFFP 8988
559 FFFP 8988
                                                           :
                                                                         Declarations
                                                                                        x ' 11
x ' 17
                                                                                                          Real-Time Clock vector number.
Acknowledge finished writing to LCD panel.
Pushbutton status change: a button pressed or
released.
                                                           vrtc
                                                           vlcdak =
vbutton =
                                                                                                      ; released.
; Diagnostic Interrupt.
                                                                                        x'1D
                                                           vdiag
                                                                                        ; Error Vectors for unimplemented or ; unexpected interrupts.
                                                                                                is Reset, provided by assembler.
                                                                         level
                                                          ;
                                                                                        1, hangup
2, hangup
4, hangup
6, hangup
7, hangup
                                                                                                                     : WMI: never expected.
; UPI READ READY: never expected.
; I4 Interrupt Vector: never expected.
; UARI Interrupt Vector: never expected.
; EI Interrupt Vector: never expected.
                                                                          .ipt
.ipt
.ipt
.ipt
.ipt
                                                           mainlp:
     555 Ø1A8 82ØØØ2FC
556 Ø1AC 64
557
558 Ø1AD 96Ø211
559 Ø1BØ 3Ø1Ø
                                                     R chkalt: ifeq
                                                                                        alert.w,#x'00
chkalt
                                                                                                                   ; Check for alert conditions.
; If none, keep looping.
                                                                                                                    ; Check for RTC interrupt request.
; If so, then send Real-Time Clock interrupt.
                                                                                         artc,alert.b
     569 9182 969213
562 9185 3913
563 564 9187 969219
565 918A 3916
566 567 918C 969212
568 918F 3923
569
      560
                                                                                        alcdak,alert.b ; Check for LCD Panel write done.
sndlak ; If so, then send LCD Acknowledge interrupt.
                                                                          ifbit
                                                                          jsrl
                                                                          ifbit
                                                                                        abutton,alert.b; Check for a pushbutton change. sndbtn; If so, then report the change to the CPU.
                                                                          jsrl
                                                                          ifbit
                                                                                                                   ; Check for Diagnostic Interrupt.
; If so, then send interrupt and data.
                                                                                        adiag,alert.b
sndiag
      569
579 91C1 79
571
                                                                                                                     ; No "responses" defined yet; just close loop.
                                                                         jmpl
                                                                                        chkalt
                                                                                                                                                                                                                      TL/DD/9976-31
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
                                                                                                                                                                                                                25-Feb-88 10:05
                                                                                                                 HPCUPI
                                                                                                                                                                                                                            PAGE
           Send Real-Time Clock Interrupt
                                                                          .form 'Main: Send Real-Time Clock Interrupt'
     572
573
574
575
576
9102
577 9102
578 9105
579
589
9106
9711EP
582 9109
30
583
                                                           ; No data transfer; just trigger interrupt and continue.
                                                                         rbit
jsrl
                                                                                        artc,alert.b
rdwait
                                                                                                                      ; Clear ALERT bit.
; Check that UPI interface is ready.
; If not, loop until it is.
                                                                                                                      ; Load Real-Time Clock vector into OBUF for CPU. ; Return to main loop.  
                                                                          ld
ret
                                                                                         obuf, #vrtc
                                                                                                                                                                                                                       TL/DD/9976-32
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Main: Send LCD Write Acknowledge Interrupt
                                                                                                                                                                                                                             25-feb-88 19:95
PAGE 17
                                                                                                                       HPCUP I
     584
585
586
587
588 plcA
589 plcA
599 plcD 2F
591
592
593 plcE 9717EP
594 plD1 3C
595
                                                                               .form 'Main: Send LCD Write Acknowledge Interrupt'
                                                             ; No data transfer; just trigger interrupt and continue.
                                                            sndlak:
rbit
jsrl
                                                                                             alcdak,alert.b ; Clear ALERT bit.
rdwait ; Check that UPI interface is ready.
; If not, loop until it is.
                                                                               ld
ret
                                                                                                                        ; Load LCD-Acknowledge vector into OBUF for CPU.
; Return to main loop.
                                                                                                                                                                                                                                      TL/DD/9976-33
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Main: Send Pushbutton Status to CPU
                                                                                                                        HPCUPI
                                                                                                                                                                                                                              25-Feb-88 10:05
PAGE 18
    596
597
598
$102
599
$102
2F
688
681
682
$103
9718E8
683
684
$105
2F
686
687
$107
960818
688
$100
$107
960818
618
$109
960818
618
$109
96088
618
$100
96088
618
$100
96088
618
$100
618
618
$100
618
618
618
618
618
618
618
618
618
                                                                               .form
                                                                                            'Main: Send Pushbutton Status to CPU'
                                                        sndbtn:
R
                                                                                                                              ; Check that UPI interface is ready. ; If not, loop until it is.
                                                                              jsrl
                                                                                              rdwait
                                                                               ld
                                                                                              obuf, #vbutton ; Load BUTTON-DATA vector into OBUF for CPU.
                                                                                                                             ; Check that UPI interface is ready. ; If not, loop until it is.
                                                                               jsrl
                                                                                             rdwait
                                                                                             gie,enir ; *** Begin Indivisible Sequence ***
obuf,swlsnt ; Load Pushbutton Data Byte into OBUF for CPU.
abutton,alert.b; Clear ALERT bit.
gie,enir ; *** End Indivisible Sequence ***
Return to main loop.
                                                                               rbit
ld
rbit
sbit
ret
                                                                                                                                                                                                                                       TL/DD/9976-34
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Main: Send Diagnostic Interrupt to CPU
                                                                                                                                                                                   HPCUP I
                                                                                                                                                                                                                                                                                                                                            25-5-60-88 19:05
PAGE 19
        613
      .form 'Main: Send Diagnostic Interrupt to CPU'
                                                                                              sndiag:
                                                                                                                                           rdwait
obuf,#vdiag
rdwait
gie,enir
obuf,dsevc
                                                                                                                                                                                                Wait for UPI interface ready.
Load vector into OBUF for CPU.
Wait for UPI interface ready.
*** Begin Indivisible Sequence ***
Transfer Severity Code.
                                                                                   R
                                                                                                                     jsrl
ld
jsrl
rbit
ld
ld
ld
rbit
sbit
jsrl
                                                                                   R
                                                                                                                                                                ## Segin Indivisions Sequence
## Clear it.

; Get Error Code.

## Clear it.

lert.b; Clear it.

## End Indivisible Sequence ***

## Wait for UPI interface ready.

; Transfer Error Code.

; Wait for UPI interface ready.

; Remaining bytes will have meaning only for

; command errors.

pyte ; Transfer Byte Received.

; Wait for UPI interface ready.

comd ; Transfer Current Command.

; Wait for UPI interface ready.

; Wait for UPI interface ready.

; Wait for UPI interface ready.

; Wait for UPI interface neady.

; Return to main program loop.
                                                                                                                                            obut,dsevc
dsevc,#9
A,derrc
derrc,#9
adiag,alert.b
gie,enir
rdwait
A,obuf
                                                                                                                     isrl
                                                                                                                                             rdwait
     628 8299 2F
629
639
631 9291 8C1FE9
632 9294 2F
633 9295 8C29E9
634 9298 2F
635 9299 8C21E9
636 929C 3C
                                                                                                                                            obuf,dbyte
rdwait
obuf,dccmd
rdwait
obuf,dqual
                                                                                                                    ld
jsrl
ld
jsrl
ld
                                                                                                                      ret
                                                                                                                                                                                                                                                                                                                                                          TL/DD/9976-35
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
UPI (I3) Interrupt: Data from CPU
                                                                                                                                                                                                                                                                                                                                            HPCUPI
                                                                                                                      .form 'UPI (I3) Interrupt: Data from CPU'
       638
639 FFF8 ØDØ2
641
642 Ø2ØD
643 Ø2ØD AFC8
644 Ø2ØF AFCØ
                                                                                    R
                                                                                                                    .ipt
                                                                                                                                            3,upiwr
                                                                                                                                                                                            ; Declare upiwr as vector for Interrupt 3.
                                                                                              upiwr:
                                                                                                                                                                                            ; Write Strobe received from CPU. ; Save Context
                                                                                                                    push
                                                                                                                    push
                                                                                                                                             DSW
     645 647 8211 8CE699 648 8217 94CC 659 651 8219 88Fp 652 8218 9CA5 655 8212 9CA5 657 8221 48 658 8222 3622 659 661 8224 96E612 662 8227 42 663 8228 94C6 666 8227 8218 84819F 679 671 8234 8819 671 8234 8819 671 8234 8819 671 8234 8819 671 8234 8819 671 8234 8819 671 8234 8819 671 8234 8819 671 8234 8819 671 8234 94199 671 8234 8819 671 8234 94199 671 8234 8819 671 8234 94199 671 8234 8819 671 8234 94199 671 8234 8819 671 8234 94199 671 8234 8819 671 8234 94199 671 8234 8819 671 8234 94199 671 8234 8819 671 8234 94199 671 8234 8819 671 8234 94199 671 8234 8819 671 8234 94199 671 8234 8819 671 8234 94199 671 8234 94199 671 8234 94199 671 8234 94199 671 8234 94199 671 8234 94199 671 8234 94199 671 8234 94199 671 8234 94199 671 8234 94199 671 8234 94199 694
                                                                                                                     ld
                                                                                                                                             upicsv.b,upic ; Save UPIC register image for LAØ bit test.
                                                                                                                                                                                         ; If expecting first byte of a command, ; then go process it as such.
                                                                                                                      ifbit
                                                                                                                      jmpl
                                                                                                                     lđ
                                                                                                                                             A, ibuf
                                                                                                                                                                                           : If not, input it for entry into coubuf.
                                                                                                                     ifeq
                                                                                                                                             A,#x'A5
                                                                                                                                                                                            ; Check for RESET command.
                                                                                                                     jp
ifbit
                                                                                                                                                                                          ; Check for command argument written to proper address.; If so, go process as a normal argument.; If not, process as a FATAL error, generating; !DIAG interrupt.
                                                                                                                                             la@,upicsv.b
                                                                                                                                             lcord
                                                                                                                      jp
jsrl
                                                                                                                                             hangup
                                                                                             lcrst: ifbit
                                                                                                                                             laØ,upic
lcord
                                                                                                                                                                                            ; Continue checking for a RESET command.
                                                                                                                      jp
jmpl
                                                                                                                                                                                            ; If so, go reset the HPC.
                                                                                                                                                                                           ; If not, place it in next available cpubuf
                                                                                            lcord: x
                                                                                                                                             A, [cpuad].b
                                                                                                                                             cpuad
                                                                                                                      inc
                                                                                                                      decsz
                                                                                                                                             numexp
                                                                                                                      jmpl
                                                                                                                                                                                            ; If not final byte of command, then return.
                                                                                                                                                                                           ; Else, process current command.
; Check if extended collection is being made.
; If not, then:
Set command slot available again.
; Reset CPU buffer pointer to beginning.
                                                                                                                   ld
ifbit
                                                                                                                                            A,curcmd
getcnt,A.b
lastc1
                                                                                           lastc:
                                                                                                                      jp
sbit
                                                                                                                                            cmdemp,curcmd
cpuad,#cpubuf
                                                                                                                    ld
     675 8230 B7999
676 8241 991F
678 8243 E7
8244 49
679 8245 EC
681 8245 EC
681 8246 BA99
683 8248 EQB
684 824A 4299
685 824E E399
686 824E F399
                                                                                                                                            A,#x'1F
                                                                                            lastc1: and shl
                                                                                                                                                                                            ; Mask off flag bits.
; Scale by two, and then
                                                                                                                    .odd
jidw
                                                                                                                                                                                           ; jump based on command value:
                                                                                                                                                                                          ; 0 = INITIALIZE command.
; 1 = SET-CONTRAST command.
; 2 = SEND-LED command.
; 3 = SEND-LED command.
; (BEEP command has only one byte. Error.)
                                                                                           lastab: .ptw
.ptw
.ptw
.ptw
.ptw
                                                                                                                                           lcinit
lcslcv
lcslcd
lcsled
illc
                                                                                                                                                                                                                                                                                                                                                           TL/DD/9976-36
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
UPI (13) Interrupt: Data from CPU
                                                                                                                                                    HPCUPI
                                                                                                                                                                                                                                                                                  25- eb-88 19:95
PAGE 21
       687
        688
689
                                                                                                                                       ; Process INITIALIZE Command.
                                                                                                                    rtevs, #x'91 ; Enable only Real-Time Clock interrupts, but combuf.b,#9 ; disable them again if ; the command argument is zero. rtcivl,cpubuf.b ; Clock interval. rtcont,cpubuf.b ; Put argument into Real-Time ; Clock count. titie,tmmdl ; Enable Timer I1 interrupt, if not already : enabled.
       690 0250 97011c
691 0253 8200060c
692 0257 961c18
693 025A 8C061A
                                                                           lcinit: ld
ifeq
rbit
ld
       694
695 025D 8C061B
      975 925D 8C961B
696 9269 8691999C
698 9264 8691991E
789 9264 8691991E
781 9268 87999992
782 9265 979918
785 9265 979918
786 9272 94CF
788 789
789 789
789 789
                                                                                                 ld
                                                                                                 sbit
                                                                                                                                                           ; enabled.
; Start timer, if not already running.
                                                                                                 rbit
                                                                                                                    t1stp,tmmdl
                                                                                                 ld
                                                                                                                     alert.w,#Ø
                                                                                                                                                          ; Set no events pending.
                                                                                                                     swlast,#0
swlsnt,#0
                                                                                                                                                          ; Set up initial switch values.
; (Both current and last sent)
                                                                                                 ld
ld
                                                                                                 jmpl
                                                                                                                                                          ; Return.
                                                                                                                                      ; Process SET-CONTRAST Command.
                                                                                                                                                         ; Load LCD Voltage latch (Contrast) from byte
; supplied by CPU.
; (3-bit value is in complemented form.)
; Use only lower three bits.
; Clear field in memory image.
; Merge new field into image.
; Place on Port A (input to latch).
; Clock latch.
    711 9274 8896
712 9276 91
714 9277 9997
715 9279 82681209
716 9270 8968120A
717 9281 86120A
717 9281 86120A
719 9285 965319
729 928A 9487
721
722
723
724
725 928C 961916
726 928F 9435
727
728 9291
729 9280 9291
                                                                      R lcslcv: ld
                                                                                                                    A,cpubuf.b
                                                                                                                    A
A,#x'Ø7
lcvs,#x'F8
lcvs,A.b
portah,lcvs
lcvclk,portbh
lcvclk,portbh
                                                                                                comp
                                                                                                and
or
ld
                                                                                                sbit
rbit
                                                                                                impl
                                                                                                                 ; second phase: begins execution of the LCD; command.

!cdbuf+2.w,cpubuf+2.w
!cdbuf+4.w,cpubuf+4.w
!cdbuf+4.w,cpubuf+6.w
!cdsct,lcdnum
!cdsct,lcdnum
!cdsct
                                                                     R lcslcd: ifbit
                                                                                                                                                                             ; Check for first or second collection ; phase.
                                                                                                impl
                                                                             lcslc2:
    728 B2Y1
729
739 B291 A1868B38AB
731 B296 A1868B35AB
732 B298 A1868B3CAB
733 B2AB A18CB03EAB
734 B2A5 8C1416
735
736 B2A8 8916
                                                                                                                                                                            ; Copy CPU buffer to LCD string buffer.
                                                                                                ld
ld
ld
ld
                                                                                                                                                                              ; Move number of characters to string
; count byte
; (incremented by one because of
                                                                     R
                                                                                                inc
                                                                                                                                                                                                                                                                                               TI /DD/9976-37
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
UPI (I3) Interrupt: Data from CPU
                                                                                                                                                    HPCUPI
                                                                                                                                                                                                                                                                                  25-Feb-88 10:05
PAGE 22
      737
738
739 92AA 8799389E
749 92AE 8C1315
741 92B1 87FFFF914AAB
743 92B7 83999148AB
744 92BC 86915198
745 92CP 8691511A
                                                                                                                                                                                   extra interrupt occurring after
last character has been sent).
Set string pointer to first byte.
Move flag bits to string location.
                                                                                                                     lcdsix,#lcdbuf
lcdsfg,lcdfgs
                                                                                                                     r6,#x'FFFF
                                                                                                                                                                               ; Set up R6 and T6 to trigger string
                                                                                                  ld
                                                                                                                                                                               transfer.
Enable timer T6 interrupt.
Start timer to trigger (immediate)
interrupt from timer T6.
                                                                                                  ld
                                                                                                                     t6,#Ø
t6tie,pwmdh
                                                                                                  sbit
                                                                                                  rbit
                                                                                                                     tóstp, pwmdh
      jmpl
                                                                                                                                                          ; First phase: Prepare to collect up to 8; more bytes of command.
; Get flag bits supplied by CPU.
b ; Get character count from CPU.
                                                                              lcslc1:
                                                                                                                     lcdfgs,cpubuf.b
                                                                                                 ld
                                                                                                                     lcdnum,cpubuf+1.b
      753
754 92CC 8C1411
755
756
757 92CF B7999694
758 92D3 96191E
769
761 92D6 946B
                                                                                                                                                                                   Request another collection of
                                                                                                                    numexp,lcdnum.b
                                                                                                 ld
                                                                                                                                                                              Request another collection of 
data from the CPU (the string of 
data for the panel).
Reset CPU collection pointer to start 
of command buffer.
Declare that it will be the final 
collection.
                                                                                                 ld
                                                                                                                     cpuad,#cpubuf
                                                                                                 rbit
                                                                                                                    getcnt,curcmd
                                                                                                 impl
                                                                                                                     upwret
        762
763
      763
764
765
766 Ø2D8 88Ø6
767 Ø2DA Ø1
768 Ø2D8 88E1
769 Ø2D0 96E3ØE
779 Ø2EØ 96E31E
771 Ø2E3 945E
772
                                                                                                                                       ; Process SEND-LED Command.
                                                                                                                                                         ; Load LED latch from byte supplied by CPU.
; (Data goes to LED's in complemented form.)
; Place new value on Port A (input to latch).
; Clock latch.
                                                                      R lcsled: ld
                                                                                                                     A,cpubuf.b
                                                                                                 comp
st
                                                                                                                    A
A,portah
ledclk,portbh
ledclk,portbh
upwret
                                                                                                  sbit
                                                                                                  rbit
                                                                                                                                                                                                                                                                                               TL/DD/9976-38
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Processing of First Byte of Command (Code)
                                                                                                                   HPCUPI
                                                                                                                                                                                                                    25-Feb-88 10:05
PAGE 23
   .form
                                                                                        'Processing of First Byte of Command (Code)'
                                                                                               One-byte commands are processed in this section. 
Longer commands are scheduled for collection of 
remaining bytes, and are processed in routines 
above.
                                                                                                                       ; Get command from UPI port.
; Check for out-of-sequence condition
; (argument instead of command).
; If so, process as a FATAL error (previous
; command was too short).
                                                           firstc: ld
ifbit
                                                                                          A, ibuf
laØ, upicsv.b
                                                                           isrl
                                                                                         hangup
                                                                                                       ; Processing of RESET command.
                                                                                         A,#x'A5
xreset
fcord
                                                                           ifeq
                                                                                                                        ; Check for RESET command.
                                                                           jp
jp
                                                                                                                        ; This code is entered whenever a RESET ; command is received.
                                                           xreset:
                                                                          lα
                                                                                                                        ; Present dummy value for CPU,
; (in case a value was already in OBUF),
; and wait for it to be read by CPU.
; Initialize registers.
                                                                                          obuf,#vdiag
                                                                                         rdwait
A,#Ø
A,upic
A,ibuf.w
A,dirb
A,bfun
                                                                          jsrl
ld
st
st
st
st
st
st
st
                                                                                                                        ; (Actually all of DIRA.)
                                                                                         A,ircd
A,portp
A,sp
A,psw
                                                                                                                        ; Then, through RESET vector,
                                                                           ret
                                                                                                                        ; jump to start of program.
                                                                                                        ; Here, process an ordinary command (not RESET).
                                                            fcord:
                                                                          and
ifgt
                                                                                         A,#x'1F
A,#x'11
illc
                                                                                                                       ; Use only least-significant 5 bits. ; Check for command out of range.
                                                                           impol
                                                                                         A.curcmd
                                                                                                                        : Save as current command.
   817
818 Ø311 E7
Ø312 4Ø
819 Ø313
820 Ø313 EC
821
822 Ø314 ØAPØ
                                                                          shl
                                                                                                                        ; Scale by two, and then
                                                                          .odd
jidw
                                                                                                                       ; jump based on command value:
                                                           firstab: .ptw
                                                                                         fcinit
                                                                                                                       ; 9 = INITIALIZE command.
                                                                                                                                                                                                                               TL/DD/9976-39
                                                                                                                                                                                                                    25-Feb-88 10:05
PAGE 24
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Processing of First Byte of Command (Code)
                                                                                                                   HPCUP1
     823 9316 9D99
824 9318 9F99
825 931A 1499
826 931C 1699
                                                                                          fcslcv
fcslcd
fcsled
fcbeep
                                                                                                                        ; 1 = SET-CONTRAST command.
; 2 = SEND-LCD command.
; 3 = SEND-LED command.
; 4 = BEEP command.
                                                                           .ptw
.ptw
.ptw
.ptw
    ; First byte of INITIALIZE command.
; Expects 1 more byte (RTC interval).
; Return.
      828 Ø31E 97Ø111
                                                      R fcinit: ld
                                                                                           numexp,#1
                                                                           jmpl
                                                                                          upwret
                                                                                                                        ; First byte of SET-CONTRAST command. ; Set up to expect one more byte.
                                                                                          numexp,#1
upwret
                                                      R fcslcv: ld
jmpl
                                                                                                                            First byte of SEND-LCD command.
Set up to expect one more byte.
Note extended collection mode in Current
Command byte.
                                                       R fcslcd: ld
R sbit
                                                                                          numexp,#2
getcnt,curcmd
                                                                           impl
                                                                                           upwret
                                                                                                                         ; First byte of SEND-LED command.
; Send to LED's: Set up to expect one more byte.
                                                       R fcsled: ld
                                                                                           numexp,#1
upwret
                                                                            jmpl
                                                                                                                            Process one-byte BEEP command.
No arguments; set CURCMD byte empty.
Enable beep tone to panel speaker.
Enable Timer TØ interrupt.
Initialize duration count (approximately 1 second, in units of Timer TØ overflows).
                                                            fcbeep: sbit
sbit
sbit
ld
                                                                                           cmdemp,curcmd
t7tfn,portph
t0tie,tmmdl
beepct,#19
                                                                            jmpl
                                                                                           upwret
                                                                                                                         ; Process illegal command codes.
                                                             illc: jsrl
                                                                                           hangup
                                                                                                                         ; Return from UPI Write interrupt.
; Restore Context
      857
858 9343
859 9343 3FC9
869 9345 3FC8
861 9347 3E
                                                             upwret:
                                                                           pop
pop
reti
                                                                                                                                                                                                                               TL/DD/9976-40
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
                                                                                                                HECLIET
                                                                                                                                                                                                               25-Feb-88 19:95
PAGE 25
Timer Interrupt Handler
    'Timer Interrupt Handler'
                                                                          .form
                                                                                                                     ; Declare entry point for Timer Interrupt.
                                                                         .ipt
                                                                                                                      ; Save context.
                                                           tmrint: push
                                                                                                                     ; Poll for Timer T1 interrupt (Real-Time Clock). ; If set, go service it.
                                                                                        t1pnd,tmmdl
t1int
                                                           t1poll: ifbit
                                                                          jmpl
                                                           t6poll: ifbit
                                                                                                                      ; Poll for Timer T6 interrupt (LCD Panel Timing
                                                                                         t6pnd, pwmdh
                                                                                                                          Interrupt).
                                                                                                                     ; Poll for Timer T0 interrupt (Beep Duration).
; If set, check the Enable bit; T0 is not;
always enabled to interrupt, but it runs;
continuously.
                                                            t@poll: ifbit
                                                                                         t@pnd,tmmdl
                                                                          jp
jp
                                                                                         t@pdg
t@notp
                                                                                                                      ; If enable is also set, then go service TØ.
                                                           t@pdg: ifbit
                                                                                        tØtie,tmmdl
tØint
                                                                          jmpl
                                                                                                                      ; (This label is deliberately here.)
                                                           t@notp:
      885
886 Ø365 3765
887
888
                                                                                                                      ; Error: no legal timer interrupt pending.
                                                           noint: jsrt
                                                                                        hangup
                                                                                                                                                                                                                      TL/DD/9976-41
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Timer I1 Interrupt Service Routine
                                                                                                                HPCUPI
                                                                                                                                                                                                               25-Feb-88 19:95
PAGE 26
                                                                                        'Timer T1 Interrupt Service Routine'
                                                                          .form
    889
898
891 0367 061010
892 0368 961010
893 0366 41
894 0366 57
895 0370 8418
896 0372 54
                                                                         sbit
ifbit
                                                                                         tlack,tmmdl
rtcenb,rtevs
tlintl
kbdchk
                                                                                                                        Acknowledge I1 interrupt.
Check if RTC interrupts are enabled.
                                                           tlint:
                                                                           impl
                                                                                                                         If not, then go check other events.
                                                                                                                        or there go check other events.

Decrement interval value.

If interval has not elapsed, then go check for other events.

Reload counter value for next interval.

Check if CPU has received previous interrupt request; report error if not.

Set Real-Time Interrupt request to main
                                                          tlint1:
                                                                                         rtccnt
                                                                          jmpl
                                                                                        kbdchk
    897 8972 34 897 8978 897 8978 897 8976 968211 999 8376 969219 991 9370 49 992 9370 49 993 9372 961008 994 9381 961207 996 9384 969204 967 987 988 9387 966310 996 9384 86919488 919 9388 962300 911 9391 9855 961700 914
                                                                                        rtccnt,rtcivl
artc,alert.b
t1rerr
artc,alert.b
kbdchk
                                                                          ld
ifbit
                                                                          jp
sbit
                                                     R
                                                          jp
tlrerr: sbit
                                                                                                                     ; program.
; Signal NOTE severity.
; Signal multiple-RTC error.
; Request !DIAG interrupt from main program.
                                                                                        Ø,dsevc
7,derrc
adiag,alert.b
                                                           kbdchk:
                                                                                                                         Check keyboard switches.
                                                                                                                        Check Keyboard switches.
Enable pushbutton data to Port D.
Sample pushbutton switches.
Disable pushbutton data to Port D.
Complement low-order 8 bits of A.
Exchange with last sample.
Check if the data is stable (same as last
                                                                                        astts,portbh
A,portd
astts,portbh
A,#x'FF
                                                                         rbit
                                                                         ld
sbit
xor
                                                                                        A, swlast
A, swlast
                                                                         îfeq
     915 Ø398 41
916 Ø399 49
917
918 Ø39A 9618DC
                                                                                        kbint1
tmochk
                                                                                                                     ; If not, go check other events (if any).
                                                                                                                     ; Check if the data differs from the last
                                                     R kbint1: ifeq
                                                                                        A, swlsnt
                                                                                                                     ; pattern sent to the CPU.
; If not, go check other events (if any).
      920 0390 45
                                                                         jmpl
                                                                                        tmochk
     922 939E 8B18
923 93A9 969298
                                                                                        A,swlsnt ; Place new pattern in "last sent" location. abutton,alert.b; Request "BUTTON-DATA" interrupt to CPU.
                                                                         st
sbit
      924
925
     926 Ø3A3
927
928
929 Ø3A3 9459
                                                           tmochk:
                                                                                        ; *** Insert any other RTC events here. ***
                                                                         impl
                                                                                                                    : Return from Timer T1 interrupt.
                                                                                        tmrret
     930
                                                                                                                                                                                                                      TL/DD/9976-42
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Timer T6 Interrupt Service Routine
                                                                                                                                                                                                                                                               25-Feb-88 10:05
PAGE 27
                                                                                                                                          HPCUP1
                                                                                           .form 'Timer T6 Interrupt Service Routine'
                                                                                                             ; Timer T6 interrupt routine: sends characters from
; LCD String Buffer to the panel.
t6stp,pwmdh ; Stop timer T6.
t6ack,pwmdh ; Acknowledge T6 interrupt.
        933
934
        935
       935
936 93A5 B691519A
937 93A9 B691519B
938
939 93AD 8A16
949 93AF 45
941
                                                                          t6int: sbit
sbit
                                                                                                                                                  ; Decrement LCD character count.
; If not done, go send another character.
                                                                                                              lcdsct
                                                                                           decsz
                                                                                            impl
        942 9389 969298
943
944 9383 9449
945
                                                                                                                                               ; If done, request main program to send LCD ; Acknowledge interrupt to CPU.
                                                                                           sbít
                                                                                                             alcdak,alert.b
                                                                                           jmpl
       944 #383 9449
946 #385 8815
947 #387 C7
948 #388 8815
949 #384 9612#8
958 #381 861281
952 #351 861281
953 #354 961398
954 #357 961319
955 #350 A99E
958 #350 A99E
958 #350 A99E
958 #350 #350 A99E
958 #350 #350 A99E
958 #350 #350 A99E
968 #350 #350 A99E
969 #350 #350 A99E
969 #350 #350 A99E
969 #350 #350 A99E
969 #350 #350 #350 A99E
969 #350 #350 #350 #350 A99E
                                                                                                                                                 ; Get flags byte (for panel RS signal).
; Shift right, LSB into carry.
; Store shifted value back.
; Determine proper state for RS signal from
; current character's flag (= flag inverted).
                                                                                                             A,lcdsfg
                                                                  R ténxte: ld
                                                                                            shr
                                                                                                             A,lcdsfg
pnlrs,lcvs
                                                                                                             pnlrs,lcvs
portah,lcvs
lcvclk,portbh
lcvclk,portbh
                                                                                            rbit
ld
                                                                                                                                                 ; Send new RS value to LCD Voltage (LCV) latch.; Clock the latch. RS signal is now valid.
                                                                                            sbit
rbit
                                                                                                                                                  ; Get next LCD character from string buffer.; Increment character pointer.; Complement character, then; place it on Port A for LCD display.; Clock it into panel.
                                                                                            ld
inc
                                                                                                              A,[lcdsix].b
lcdsix
                                                                                            comp
st
                                                                                                             A,portah
pnlclk,portbl
pnlclk,portbl
A
                                                                                            rbit
sbit
                                                                                                                                                  ; Restore A to uncomplemented form for ; test performed below.
                                                                                            сотр
        963
964
965 #3D9 #394#148AB
966
967 #3DE 9D#3
968 #3E# 47
                                                                                                                                                     Set up normal delay time in timer T6 (120 microseconds). Check whether the longer delay (4.9 milliseconds) is necessary. This happens if RS-0 and the byte sent to the panel is a value of hex 93 or less. If so, change timer to 4.9 milliseconds.
                                                                                            ld
                                                                                                              t6,#148
                                                                                                             A,#x'03
t6nxt2
                                                                                             ifgt
         969
        ifnc
                                                                                                              t6,#6022
                                                                                                                                                  ; Start Timer T6 to time out the character. ; Return from the interrupt.
                                                                          tónxt2: rbit
                                                                                                               t6stp,pwmdh
                                                                                            jmpl
                                                                                                              tmrret
                                                                                                                                                                                                                                                                        TL/DD/9976-43
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Timer T0 Interrupt Service Routine
                                                                                                                                                                                                                                                               25-Feb-88 10:05
PAGE 28
                                                                                                                                          HPCUPI
      'Timer TØ Interrupt Service Routine'
                                                                                           .form
                                                                                                                               ; Count duration of beep tone. Restore beep signal; to zero and re-enable switch sampling interrupt; when done.

mmdl; Acknowledge interrupt from Timer TØ.
; Check whether beep time has finished.
; No: return from interrupt.

mmdl; Yes: disable Timer TØ interrupts and
; continue.

pt/VFF; Disable speaker output.
; Return from interrupt.
                                                                         t@int:
                                                                                           sbit
decsz
                                                                                                            t@ack.tmmdl
beepct
                                                                                           jmpl
rbit
                                                                                                             tmrret
                                                                                                             tØtie,tmmdl
                                                                                           and
jmpl
                                                                                                                              ; Common return for timer interrupt service routines. ; Restore context.
                                                                         tmrret: pop
pop
pop
reti
                                                                                                             psw
B
                                                                                                                                                                                                                                                                        TL/DD/9976-44
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Subroutine to Wait for OBUF Empty
                                                                                                                                                                                                                                                              25-Feb-88 10:05
PAGE 29
                                                                                                                                          HPCUPI
    997
998
999
1888
1881
1882 8485 96E611
1883 8488 3C
1884 8469 64
1885
                                                                                          .form 'Subroutine to Wait for OBUF Empty'
                                                                                          RDWAIT subroutine: waits until the CPU has read a byte from the UPI interface.
                                                                         rdwait: ifbit
                                                                                                                                                ; Check to see if OBUF register is full.
                                                                                                            rdrdy,upic
                                                                                           ret
                                                                                          ip
                                                                                                             rdwait
                                                                                                                                                                                                                                                                        TL/DD/9976-45
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Write to Panel Subroutine
                                                                                                                                                           HPCUPI
                                                                                                                                                                                                                                                                                             25-Feb-88 10:05
                                                                                                                                                                                                                                                                                                                PAGE
     1987
1988
1989
1919
1919
1911
1912
1913
1914
1915
1916
949A 91
1917 949B 8BE1
1918 949D 96E21F
1918 949D 96E29F
1929
1921
1922
1923
                                                                                                      .form 'Write to Panel Subroutine'
      1007
                                                                                                                                              ; Write Panel subroutine.
; Used only at initialization or to report a
; fatal protocol error, since it performs
; the timing delay using timer T6 without interrupts.
; (Panel RS signal must be set up previously in the
; LCV latch by the calling routine.)
                                                                                                                                                                ; Complement value for bus.
; Put value on panel bus.
; Set Panel Clock low,
; then high again;
; pulse width approx.
; 1.2 microsec.
                                                                                 wrpnl: comp
                                                                                                                         A
A,portah
pnlclk,portbl
pnlclk,portbl
                                                                                                     st
rbit
                                                                                                      sbit
                                                                                                                          ; Wait for another
; 4.9 milliseconds (twice).
t6,#13990 ; Twice 4.9 milliseconds.
t6stp,pwmdh ; Start timer T6.
t6pnd,pwmdh ; Wait for PND to be set.
     1923
1924
1925 9413 8732C89148AB
1926 9419 8691511A
1927 9410 86915111
1928 9421 41
1929 9422 65
1939 9423 8691519A
1931 9427 8691519B
1932 8428 3C
                                                                                                     ld
rbit
ifbit
                                                                                 wrplp:
                                                                                                    jp
jp
sbit
sbit
ret
                                                                                                                          wrpgo
wrplp
t6stp,pwmdh
t6ack,pwmdh
                                                                                                                                                                 ; Stop timer T6.
; Clear T6 PND bit.
; Return from subroutine.
                                                                                 ; END OF PROGRAM: RESET VECTOR SET TO LABEL "start".
       1035
      1936 9420
                                                                                                      .end
                                                                                                                    start
                                                                                                                                                                                                                                                                                                      TL/DD/9976-46
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Write to Panel Subroutine
                                                                                                                                                                                                                                                                                            25-Feb-88 10:05
PAGE 31
                                                                                                                                                          HPCLIP I
  abutton 0000
adiag 0002
ah 0009
                                          ah
al
alcdak
                         alcdak
alert
alerth
artc
astts
avail
b2stp
b8or16
b8or9
                                                      BASE
                                                                     RAM16
  beepct
bfun
bfunh
bfunl
                                                                     BASE
  bh
bl
  cdata
chkalt
cmdemp
cpuad
                         ROM16
                                                                     BASE
BASE
BASE
   cpubuf
curemd
  dbyte
dccmd
derrc
dirah
dirb
                                                                     BASE
BASE
BASE
   dirbh
  dirbh
dirbl
divby
divbyh
divbyl
doeerr
dqual
dsevc
dummy
                                                                     RASE
   ei
eiack
  eicon
eimode
eipol
enir
                         9991
9999
9909
9129
9122
9128
   enu
  enui
enur
eri
eti
                                                                                                                                                                                                                                                                                                      TL/DD/9976-47
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Write to Panel Subroutine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         HPCUPI
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          25-Feb-88 10:05
PAGE 32
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ROM16
ROM16
ROM16
ROM16
ROM16
ROM16
ROM16
8332

8312

8389

8327

8328

8328

8328

8328

8328

8328

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

8388

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Reller Re
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ROM16
ROM16
ROM16
ROM16
ROM16
ROM16
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ROM16
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ROM16
ROM16
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ROM16
ROM16
ROM16
ROM16
BASE
ROM16
BASE
BASE
BASE
BASE
ROM16
ROM16
ROM16
ROM16
ROM16
ROM16
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                BASE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ROM16
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         TL/DD/9976-48
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Write to Panel Subroutine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     25-Feb-88 10:05
PAGE 33
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               HPCUP I
                                                                                                                                                                                                                                                                                                                                                                  Rel Null ROM16
Rel Byte Abs Byte Abs Null Abs Byte Abs Byte Abs Byte Abs Byte Abs Byte Abs Word Abs Null Rom16 Rel Null 
                          minit
                                                                                                                                                                                                                   91915
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
91919
               noint
numexp
obuf
pollclk
pollsportsp
portsp
portph
portph
portph
portph
portph
portph
powndh
pwmmode
rl
r2
r3
r4
r5
r6
r7
rbft
rdrdy
rdwait
rtcent
rtcent
rtcent
rtcevs
runsys
sio
sk
slcd
slcd
slcd
slcd
sndbtn
sndiag
sndlak
sndrtc
so
sramm
sraml2
srfsh
sskint
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          TL/DD/9976-49
```

```
NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Write to Panel Subroutine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         HPCUP I
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                25-Feb-88 10:05
PAGE 35
      t6nxt2
t6nxtc
t6out
t6pold
t6stp
t6tfn
t6tie
t7
t7
t7
tric
t7
tric
tbmt
t7
tbmt
tbmt
tbmt
tbminit
tmmode
tm
                                                                                                                                                                                        xon
xrclk
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  TL/DD/9976-51
  NSC ASMHPC, Ver D1-BetaSite (Sep 14 14:30 1987)
UPI PORT INTERFACE DEMO
Write to Panel Subroutine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             HPCUP1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  25-Feb-88 10:05
PAGE 36
             xreset 02F0 Rel Null ROM16
xtclk 0002 Abs Null
          **** Errors: Ø, Warnings:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  TL/DD/9976-52
```

4.3 Two Demo Programs (NS32CG16 Source Code)

The following two programs run on the NS32CG16 CPU, and exercise the functions implemented in the HPC firmware

One thing to note in this software is that the interrupt service routines are not written as such; they are simple subroutines called by the actual service routines, which are contained within a modified version of the MON16 monitor program. The reasons for modifying MON16 were two-fold:

- There is no RAM in the application system within the first 64k of the addressing space. The presence of RAM there is necessary for MON16 to support custom interrupt handlers without internal modification.
- The HPC requires use of the "RETT 0" instruction, rather than "RETI", to return from maskable as well as nonmaskable interrupts.

Given these two constraints, it was considered most useful to modify MON16 to contain a set of interrupt service routines, which would then use a set of addresses in RAM (a table at address "vex") to call custom interrupt servers as standard subroutines. An interrupt service routine calls its custom subroutine after saving the dedicated registers and the general registers, R0, R1 and R2 on the stack.

The symbol "vex" is defined externally, and must be declared to match the address used by the modified MON16. Details of the modified MON16 are available from National Semiconductor Corporation, Microprocessor Applications

Group or the Microcontroller Applications Group, phone (408) 721-5000. These modifications are also a standard part of the MONCG monitor program for the NS32CG016 microprocessor.

4.3.1 Panel Exerciser Program

This program for the NS32CG16 CPU exercises several functions of a panel consisting of the following:

- A two-line (8 chars. per line) LCD panel, arranged horizontally into a single 16-line display.
- · A speaker, activated by the BEEP command.
- Six pushbuttons, which are presented by the !BUTTON-DATA interrupt to the CPU as follows:


Keyboard Status Byte 0 PB6 PB5 PB4 0 PB2 PB1 PB0

 Five LED's, activated in the SEND-LED command by the following bits:

LED Control Byte LD5 LD4 LD3 LD2 LD1

The intended layout for the front panel is as shown below. (Please pardon the apparently haphazard assignment of the pushbuttons and LED's; this was dictated by the nature of the module we used for developing this application.)

Front Panel Layout



The locations shown with asterisks on the LCD panel above will display an asterisk character while the corresponding pushbutton below it is depressed. (The number above each LCD location indicates its cursor address in hexadecimal.)

Each time a pushbutton (except PB2) is pressed, the corresponding LED indicator above it is toggled. Rather than toggling an LED, PB2 causes a BEEP command to be issued. The program starts up the panel with the LCD display blank, and LED's LD1 and LD2 on.

```
GNX Series32000 COFF ASSEMBLER Version 2.5 6/6/88
                                                                                         Page: 1
      -234567891112314516789212234567899123334
                                                             # Front Panel Exerciser Program.
                                                             # "vex" contains absolute address of NMI service routine entry point. # "vex"+4 starts list of maskable interrupt routine entry points; # first is interrupt 0x10.
                                                                          This code assumes that it is running in Supervisor Mode.
Before running, make sure to set PSR to 0200 hex.
Also, all unused interrupts automatically branch to label
"badint"; a breakpoint should be set there.
                                                             # Note:
                                                                         start,main
rtcint
lcdint
swint
badint
                                                              .globl
.globl
.globl
.globl
.globl
                                                                                                              # HPC Control/Status I/O location.
# HPC Data I/O location.
# HPC Poll address (UPIC).
                                                                          hpcctrl,0xfffC00
hpcdata,0xfffE00
hpcpoll,0xfD0000
                                                              .set
                                                              .set
                                                                          INIT, 0x0
SET_CONT, 0x1
SEND_LCD, 0x2
SEND_LED, 0x3
BEEP, 0x4
RESET_HPC, 0xA5
                                                              .set
.set
.set
.set
.set
                                                  start:
                                                                                                  # Fill interrupt vector locations.
                                                                                                               # Interrupt NMI. (Unimplemented)
             T00000000
                             67ddc000
025a0000
                                                              addr
                                                                          badint, vex
                             9999
67ddc999
92599999
                                                                                                               # Interrupt 0x10. (Unimplemented)
      35 T00000000a
                                                              addr
                                                                          badint, vex+4
                             # Interrupt Øx11. Real-Time Clock.
                                                                          rtcint, vex+8
                                                              addr
      36 T00000014
                                                                                                                # Interrupt Øx12. (Unimplemented)
                                                              addr
                                                                          badint, vex+12
      37 TØØØØØØ1e
                                                                          badint, vex+16
                                                                                                                # Interrupt Øx13. (Unimplemented)
                                                              addr
      38 T00000028
                                                              addr
                                                                          badint, vex+20
                                                                                                                # Interrupt Øx14. (Unimplemented)
      39 1000000032
                              021e0000
0018
                                                                                                                # Interrupt 0x15. (Unimplemented)
            T0000003c
                                                              addr
                                                                          badint, vex+24
      40
                                                                                                                # Interrupt 0x16. (Unimplemented)
                              67ddc000
       41 TØØØØØØ46
                                                              addr
                                                                          badint, vex+28
                                                                                                                                                                 TL/DD/9976-53
```

		02140000				
		001c				# * · · · · · · · · · · · · · · · · · ·
42	T00000050	67ddc000	•	addr	lcdint,vex+32	# Interrupt Øx17. LCD data written.
		01e80000 0020				
43	T0000005a	67ddc000		addr	swint, vex+36	# Interrupt 0x18. Pushbutton event.
,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Ø1eaØØØØ	`		owine, ron so	in Theer ape paro. Tabhbaccon evene.
		0024				
44	T00000064	67ddc000		addr	badint,vex+40	<pre># Interrupt Øx19. (Unimplemented)</pre>
		01f60000				
45	T0000006e	9928 67ddc999		addr	hadint way+//	# Interpret (V1A (Unimplemented)
43	Ippppppppce	01ec0000	•	addi	badint,vex+44	# Interrupt Øx1A. (Unimplemented)
		002c				
46	T00000078	67ddc@@@		addr	badint, vex+48	<pre># Interrupt Øx1B. (Unimplemented)</pre>
		01e20000				
17	T00000000	9939 4744-999			badine	# Internumb Bulc (Unimal
47	T00000082	67ddc000 01d80000		addr	badint,vex+52	# Interrupt Øx1C. (Unimplemented)
		9934				
48	T0000008c	67ddc000	á	addr	badint, vex+56	# Interrupt Øx1D. Diagnostic: stop.
		01ce0000				
40	* 00000000	9938 (7-11-000			h - di - t	# Introduct 0.45 (Union)
49	T000000996	67ddc000 01c40000		addr	badint,vex+60	# Interrupt Øx1E. (Unimplemented)
		993c				
50	T0000000a0	67ddc@@@	á	addr	badint, vex+64	<pre># Interrupt Øx1F. (Unimplemented)</pre>
		91ba9999			•	,
		9949				
51	T0000000aa	67ddc000 01b00000		addr	badint, vex+68	# Interrupt 0x20. (Unimplemented)
		0044				
52	T0000000b4	67ddc@@@	í	addr	badint, vex+72	<pre># Interrupt Øx21. (Unimplemented)</pre>
		01a60000			•	,
		9948				
53 54	T0000000be	54a500c0		novb	\$INIT,hpcctrl	# INITIALIZE command.
74	, թարարարաս	fffc00	'	IIO V D	winii,iipcctrt	# INTITACIAE COMMUNIC.
55	T000000c5	54a500c0	п	novb	\$0,hpcdata	# RTC value: feature disabled.
		fffeØØ				
56		5/ 507 0			*****	
57	T000000cc	54a5Ø3cØ fffcØØ	п	novb	\$SEND_LED, hpcc	rl # Initialize LEDs to normal state.
58	T000000d3	тттсии 54a506c0	n	novb	\$0x06,hpcdata	
,0	. Duyquqq	fffeØØ			+p.,po, iipcdata	
59	T0000000da	d4a6Ø6cØ	п	novb	\$0x06,leds	# Save in memory image.
		000145			•	•
60						
61	T000000-1	74-70800	run:	hionor	¢a	# Enable interpunts from MDC
62 63	T0000000e1	7da3Ø8ØØ		bispsrw	PRYORR	# Enable interrupts from HPC.
64						
65			main:		# Main	program starts here.
						• -

```
GNX Series32000 COFF ASSEMBLER Version 2.5 6/6/88
                                                                                    Page: 3
                            Ø139
                           54a502c0
fffc00
54a500c0
fffe00
                                                                                                        # Turn off LCD cursor and clear panel.
                                                                     $SEND_LCD,hpcctrl
          T0000000eb
                                                          movb
      70
          T000000f2
                                                          movb
                                                                     $0,hpcdata
           T000000f9
                            54a502c0
fffe00
                                                                     $2,hpcdata
                           54a5ØccØ
fffeØØ
54a5Ø1cØ
fffeØØ
                                                                     $0x0C,hpcdata
      72 T00000100
                                                          movb
      73
           TØØØØØ1Ø7
                                                                     $1,hpcdata
                           f4a600c0
000110
9a79
                                                                                             # Wait for panel available.
           T0000010e
                                               l1:
                                                          tbitb
                                                                     $0,lcdflg
      76
77
78
                                                                     l1
           T00000115
                                                          bfc
                           5cd8c000
0104
           T00000117
                                                                     $Ø,kbdflg
     79
80
81
82
83
                                               kbdlp:
                                              12:
                                                                                             # Wait for keyboard data.
                           f4a600c0
                                                                     $0.kbdflg
           T0000011d
                                                          tbitb
                           0000fe
9a79
           T00000124
      84
85
86
87
           7da19890
70999912a 14d8c999
90f2
709999139 54d8c999
90ed
709999149 64dec999
90e7
709999149 5d8c999
90db
109999146 7da39899
                                                          bicpsrw $0x800
movb kbdnew,r0
                                                                                             # Sample, and update semaphores.
                                                                      kbdold,r1
      88 T00000130
                                                          movb
                                                                      kbdnew,kbdold
                                                          movqb
                                                                   $Ø,kbdflg
                                                          bispsrw $0x800
      91
92
93
94
95
96
97
98
99
            T0000014a
                                                                     $Ø,r2
                                                                                             # Initialize offset pointer in r2.
                                                                                             # Generate map of differing bits.
# Check that a change actually occurred.
           T0000014c
T0000014e
T00000150
                            7800
                                                                      r0,r1
$0,r1
lcdlp
                                                          xorb
                            1cØ8
1a1Ø
                                                          cmpqb
bne
                           54a503c0
fffc00
54a520c0
fffe00
                                                                      SEND_LED, hpcctrl # If not, error is shown by turning on
            T00000152
                                                          movb
            T00000159
                                                                      $0x20,hpcdata # ALARM LED.
     100
                                                          movb
     101
102
103
104
105
106
                                               lcdlp:
                                                          ffsb
                                                                                             # Find first differing bit.
# If none, go wait for another keyboard event.
# Clear difference flag.
            T00000160
T00000163
T00000166
                           6e84Ø8
8abfba
4e481Ø
                                                                     r1,r2
kbdlp
r2,r1
                                                          bfs
cbitb
                                                                                                                                                        TL/DD/9976-55
```

197 198	TØØØØØ169	5cd8c000 00b5		movqb	\$0 ,lcdflg	# Do LCD command: first clear Acknowledge flag.
1Ø9 11Ø	T0000016f	74a500c0 fd0000	l3:	tbitb	\$0,hpcpoll	
111	T00000176	8a79		bfs	13	
112	төөөөө 178	54a502c0 fffc00		movb	\$SEND_LCD, hpc	etrl # Start command to display new bit state.
113		7/ 500.0		46.746	¢0 b11	
114	T0000017f T00000186	74a500c0 fd0000 8a79	14:	tbitb bfs	\$0,hpcpoll	
116	T00000188	54a5Ø2cØ fffeØØ		movb	\$2,hpcdata	# Flags: One command followed by one data.
117						
118	T0000018f	74a500c0 fd0000 8a79	15:	tbitb bfs	\$0,hpcpoll	
120	T00000196 T00000198	54a502c0 fffe00		movb	\$2,hpcdata	# Two data bytes follow.
121						
122	T0000019f	74a500c0 fd0000	16:	tbitb	\$0,hpcpoll	
123 124	T000001a6 T000001a8	8a79 54e5dacØ ØØØØ78cØ fffeØØ		bfs movb	l6 lcdloc[r2:b],	npcdata # Send cursor position byte.
125 126	т000001b3	74a500c0 fd0000	l7:	tbitb	\$0,hpcpoll	
127	T000001ba	8a79		bfs	ι7	
128	T000001bc	3410		tbitb	r2,rØ	
129 130	T000001be T000001c0	8a0c 54a520c0 fffe00		bfs movb	l8 \$0x20,hpcdata	# If new bit is zero, send blank.
131 132	T000001c7	ea8Ø46		br	lout	
133	T000001ca	54a52acØ fffeØØ	18:	movb	\$0x2A,hpcdata	# If bit is one, send asterisk instead,
134 135	T000001d1	74a500c0 fd0000	19:	tbitb	\$0,hpcpoll	
136	T000001d8	8a79		bfs	l9	
137	T000001da	34a002		tbitb	\$2,rØ	# and if the key is MENU,
138 139	T000001dd	9aØb		bfc	110	<i>a</i>
140	T000001df	54a504c0 fffc00		movb	\$BEEP,hpcctrl	# then beep,
141	T000001e6	ea27		br	lout	
142 143	т000001e8	54a503c0 fffc00	l10:	movb	\$SEND_LED, hpc	ctrl # else toggle appropriate LED.

```
GNX Series32000 COFF ASSEMBLER Version 2.5 6/6/88
                                                                                                 Page: 5
             T000001fa
                                                       111:
                                                                   tbitb
                                                                                 $0,hpcpoll
       145
                                  74a500c0
                                  fd0000
                                 8a79
54ddc000
001cc0ff
               T00000201
                                                                   bfs
                TØØØØØ2Ø3
                                                                    movb
                                                                                 leds, hpcdata
                                  fe00
       148
149
               T0000020d f4a600c0
                                                                                 $0,lcdflg
                                                                                                           # Wait for LCD Acknowledge interrupt.
                                                                   tbitb
                                                       lout:
                                  000011
               T00000214
                                 9a79
                                                                    bfc
                                                                                 lout
               T00000216 eabf4a
                                                                                                           # Go check for any more differing bits.
       152
                                                                   br
                                                                                 lcdlp
       153
154
               T00000219 1200
                                                                   ret
                                                                                 ø
                                                                                              # End of main program.
       156
157
158
159
160
161
162
163
                                                                                 # Data for Main Program.
                                                       maindat:
               T0000021b 00
T0000021c 00
T0000021d 00
                                                                                             # Keyboard data ready.
# New keyboard data (from interrupt service).
# Saved (previous) keyboard states.
# LCD display ready.
# LED states.
                                                       kbdflg: .byte
                                                       kbdnew: .byte
kbdold: .byte
               T0000021e
T0000021f
                                                       lcdflg: .byte
       164
165
166
                                                       leds:
                                                                   .byte
               T00000220
                                 8683c781
                                                       lcdloc: .byte
                                                                                0x86,0x83,0xc7,0x81,0xc1,0x80,0xc4,0x81
                                  c180c481
                                                                                0x02,0x08,0x0,0x0,0x20,0x04,0x10,0x0
       167
               T00000228
                                 02080000
                                                       ledloc: .byte
       168
169
170
171
172
173
174
175
176
177
178
179
                                                                   # Start of Interrupt Service Routines.
# Invoked by ROM interrupt service. Registers RØ..R2 are already
# saved, but no ENTER instruction has been performed yet.
# Because ROM monitor returns using "RETI", we must bypass it
# and return directly with "RETI Ø".
                                                       rtcint:
                                                                                 # Interrupt Øx11. Real-Time Clock.
                                                                                                          # UNEXPECTED (bypass code below)
# Interrupt return procedure:
# Discard return address to monitor.
Restore registers saved by monitor.
               T00000230 ea2a
                                                                                 badint
                                                                   br
       18ø
181
                                 1fb8
                                                                               $Ø,tos
                                                                    restore [r0,r1,r2]
rett 0
       182
               T00000234 72e0
T00000236 4200
       183
184
                                                                                                               Return from interrupt directly.
                                                                                # Interrupt \emptysetx17. LCD data written. $1,lcdflg # Flag that interrupt has occurred.
                                                       lcdint:
       185
               T00000238
                                 dcd8ffff
       186
                                                                   movab
                                  ffe6
                                                                                                           # Interrupt return procedure:
# Discard return address to monitor.
# Restore registers saved by monitor.
# Return from interrupt directly.
        187
                                 1fb8
               T0000023e
                                                                               $Ø.tos
        188
                                                                   cmpad
       189
190
191
               T00000240
T00000242
                                                                    restore [r0,r1,r2] rett 0
                                                                                                                                                                          TL/DD/9976-57
GNX Series32000 COFF ASSEMBLER Version 2.5 6/6/88
                                                                                              Page: 6
                                                                             # Interrupt 0x18. Pushbutton event.
$1,kbdflg # Flag that interrupt has occurred.
     192
193
                                                    swint:
           T00000244 dcd8ffff
ffd7
T0000024a d4aec0ff
                                                                 movab
                                                                              hpcdata,kbdnew # Save new keyboard state.
     194
                                                                 movb
                                fe00ffff
                                                                                                        # Interrupt return procedure:
# Discard return address to monitor.
# Restore registers saved by monitor.
# Return from interrupt directly.
            T00000254
                              1fb8
    196
197
198
199
200
201
202
203
204
                                                                 cmpqd
                                                                 restore [r0,r1,r2] rett 0
                               72e0
                              4200
                                                                              # Trap for unimplemented interrupts. PLACE BREAKPOINT HERE.
                                                    badint:
                                                                                                        # Interrupt return procedure:
# Discard return address to monitor.
# Restore registers saved by monitor.
# Return from interrupt directly.
             T0000025a
T0000025c
                                                                 cmpqd $0,tos
restore [r0,r1,r2]
rett 0
                               72e0
             TØØØØØ25e
                              4200
                                                                                                                                                                          TL/DD/9976-58
```

4.3.2 Real-Time Clock Display Program

This program (rtc.s) enables the Real-Time Clock interrupts from the HPC, and counts them to generate a display of elapsed time on the LCD panel.

```
GNX Series32000 COFF ASSEMBLER Version 2.5 6/6/88
                                                                                             Page: 1
                                                                \mbox{\# Real-Time Clock Exerciser:} Places elapsed time in seconds onto \mbox{LCD Panel.}
     234567890112345678901123456789012334
                                                                # "vex" contains absolute address of NMI service routine entry point.
# "vex"+4 starts list of maskable interrupt routine entry points;
# first is interrupt 0x10.
                                                                # Note: This code assumes that it is running in Supervisor Mode.
# Before running, make sure to set PSR to 0200 hex.
# Also, all unused interrupts automatically branch to label
# "badint"; a breakpoint should be set there.
                                                                             start,main
rtcint
lcdint
                                                                 .globl
                                                                 .globi
.globi
.globi
                                                                             swint
badint
                                                                 .globl
                                                                             hpcctrl, ØxFFFCØØ
hpcdata, ØxFFFEØØ
hpcpoll, ØxFDØØØØ
INIT, ØxØ
SET_CONT, Øx1
SEND_LCD, Øx2
SEND_LED, Øx3
BEEP, Øx4
RESET_HPC, ØxA5
                                                                                                                    # HPC Control/Status I/O location.
# HPC Data I/O location.
# HPC Poll address (UPIC).
                                                                 .set
                                                                 .set
.set
.set
                                                                 .set
.set
.set
                                                   start:
                                                                                                        # Fill interrupt vector locations.
             T00000000
                             67ddc000
                                                                 addr
                                                                              badint, vex
                                                                                                                    # Interrupt NMI. (Unimplemented)
                              924e9999
9999
67ddc999
      35 T00000000a
                                                                addr
                                                                             badint, vex+4
                                                                                                                    # Interrupt Øx10. (Unimplemented)
                             67ddc999
92449999
9994
67ddc999
92949999
978
67ddc999
92399999
      36 T00000014
                                                                              rtcint, vex+8
                                                                                                                    # Interrupt Øx11. Real-Time Clock.
                                                                addr
           T0000001e
                                                                                                                    # Interrupt Øx12. (Unimplemented)
      37
                                                                addr
                                                                              badint, vex+12
                             000c
67ddc000
02260000
      38 100000028
                                                                 addr
                                                                              badint, vex+16
                                                                                                                    # Interrupt Øx13. (Unimplemented)
                              0010
67ddc000
021c0000
           TØØØØØØ32
                                                                 addr
                                                                              badint,vex+20
                                                                                                                    # Interrupt Øx14. (Unimplemented)
                               0014
                              67ddc000
02120000
           T0000003c
                                                                 addr
                                                                              badint, vex+24
                                                                                                                    # Interrupt Øx15. (Unimplemented)
                               0018
      41 T000000046
                             67ddc000
                                                                addr
                                                                              badint, vex+28
                                                                                                                    # Interrupt Øx16. (Unimplemented)
```

		02080000				
42	T00000050	001c 67ddc000 01e40000		addr	lcdint,vex+32	# Interrupt Øx17. LCD data written.
43	T0000005a	0020 67ddc000 01e80000		addr	swint,vex+36	# Interrupt @x18. Pushbutton event.
44	ТØØØØØØØ64	0024 67ddc000 01ea0000		addr	badint,vex+40	# Interrupt Øx19. (Unimplemented)
45	ТØØØØØØØ6е	0028 67ddc000 01e00000		addr	badint,vex+44	# Interrupt Øx1A. (Unimplemented)
46	тøøøøøø78	992c 67ddc999 91d69999		addr	badint,vex+48	# Interrupt @x1B. (Unimplemented)
47	T00000082	9939 67ddc999 91cc9999		addr	badint,vex+52	# Interrupt Øx1C. (Unimplemented)
48	T0000008c	0034 67ddc000 01c20000 0038		addr	badint,vex+56	# Interrupt @x1D. Diagnostic: stop.
49	тøøøøøø96	67ddc999 91b89999 903c		addr	badint,vex+60	# Interrupt Øx1E. (Unimplemented)
50	T0000000a0	9936 67ddc999 91ae9999 9949		addr	badint,vex+64	# Interrupt Øx1F. (Unimplemented)
51	T0000000aa	67ddc999 91a49999 9044		addr	badint,vex+68	# Interrupt Øx2Ø. (Unimplemented)
52	T0000000b4	67ddc999 919a9999 9948		addr	badint,vex+72	<pre># Interrupt Øx21. (Unimplemented)</pre>
53		PP 10				
54	T0000000be	54a500c0 fffc00		movb	\$INIT,hpcctrl	# INITIALIZE command.
55 56	T000000c5			movb	\$5,hpcdata	# RTC value: interval of 50 milliseconds.
57	Т000000сс	5cd8c000 013e		movqb	\$0, flags	# Clear interrupt flags.
58				.set	rtcflg,Ø	# Bit Ø means RTC interrupt detected.
59				.set	lcdflg,1	# Bit 1 means LCD interrupt detected.
60	T000000d2	d4a614c0 000139		movb	\$20,rtcctr	# Clear RTC modulus counter (div by 20).
61	T000000d9	5 fd8c000 0133		movqd	\$0,timent	# Clear seconds counter.
62 63			run:			
64	T000000df	7da30800		bispsrw	\$0x800	# Enable interrupts from HPC.

```
GNX Series32000 COFF ASSEMBLER Version 2.5 6/6/88
                                                                             Page: 3
     68
69
70
                                                                          # Put main program here.
                                          main:
                        4ec8a601
c0000127
54a502c0
fffc00
54a500c0
fffe00
54a501c0
fffe00
54a580c0
fffe00
f4a601c0
000103
900103
          T000000e3
                                                               $lcdflg,flags # Place cursor at first character of panel.
     71 T000000eb
                                                                $SEND_LCD, hpcctrl
                                                     movb
     72 T000000f2
                                                                $0,hpcdata
                                                     movb
     73 T000000f9
                                                     movb
                                                                $1,hpcdata
     74 T00000100
                                                                $0x80,hpcdata
                                                     movb
     75
          T00000107
                                          11:
                                                     tbitb
                                                               $lcdflg,flags
     76
77
78
          T0000010e
                                                     bfc
                                                                l1
                         9a79
                         4ec8a6Ø1
cØØØØØfa
54a5Ø2cØ
fffcØØ
54a5ffcØ
fffeØØ
54a5Ø8cØ
          T00000110
                                                     cbitb
                                                               $lcdflg,flags # Write initial value of zeroes.
     79
          T00000118
                                                                $SEND_LCD, hpcctrl
                                                     movb
     80
          T0000011f
                                                                $0xFF,hpcdata
                                                     movb
     81 T00000126
                                                                $8,hpcdata
                                                     movb
          T0000012d
                                                                $0x30,hpcdata
     82
                                                     movb
                          54a530c0
54a530c0
          T00000134
                                                                $0x30,hpcdata
     83
                                                     movb
                         54a530c0
fffe00
54a530c0
fffe00
54a530c0
fffe00
          T0000013b
                                                                $0x30,hpcdata
     84
                                                     movb
                                                                $0x30,hpcdata
     85
          т00000142
                                                     movb
          T00000149
                                                                $0x30,hpcdata
     86
                                                     movb
                         148330C0
fffe00
548530C0
fffe00
548530C0
fffe00
548530C0
           T00000150
                                                     movb
                                                                $0x30,hpcdata
          T00000157
                                                                $0x30,hpcdata
     88
                                                     movb
     89
          T0000015e
                                                     movb
                                                                $0x30,hpcdata
                          fffeØØ
f4a6Ø1cØ
          T00000165
                                           12:
                                                               $lcdflg,flags
     90
                                                     tbitb
                         0000a5
9a79
     91
92
93
          T0000016c
                                                     bfc
                          f4a600c0
00009c
9a79
4ec8a600
          T0000016e
                                           mainlp: tbitb
                                                               $rtcflg,flags
     94
95
           T00000175
                                                               mainlp
$rtcflg,flags
           TØØØØØ177
                                                     cbitb
                          c00000093
     96
97
98
                         7ca101
4effa600
000001c0
00008a
          T0000017f
T00000182
                                                     bicpsrb $0x01
addpd $0x01,timent
                                                                                     # Clear carry.
# Increment BCD elapsed time.
     99
```

AN-550

LIFE SUPPORT POLICY

National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86

Fax: (+49) 0-180-530 8b ob Email: cnjwgo@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 8 38 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408