## National Semiconductor **Clearing Memory with the** Application Note 527 32000; Series 32000® Dave Rand May 1988 **Graphics Note 3 1.0 INTRODUCTION** 3.0 IMPLEMENTATION In printer applications, large amounts of RAM may need to This routine is written to clear blocks of 128 bytes. This provides an optimal tradeoff between loop size (granularity) be initialized to a zero value. This application note describes a fast method. and loop overhead. This can be modified to use a different size. For example, to use a block size of 64 bytes, simply 2.0 DESCRIPTION delete 16 of the MOVQD 0,TOS instructions from the listing. While several different methods of initializing memory to all As well, since the value of r1 is now the number of 64 byte zeros are available, here is one that works very well on the groups, one of the ADDD R2,R2 instructions (prior to the Series 32000. While the current version clears memory only loading of the stack pointer) must be removed. Since the in blocks of 128 bytes, other block sizes are possible by 32000 has two stacks, interrupts will be handled properly extending the algorithm. using this code. If only a fixed buffer size needs to be cleared, the code can be further unrolled to clear that area (i.e., increase the number of MOVQD 0,TOS instructions.) ; Version 1.1 Sun Mar 29 10:22:19 1987 ; ;Subroutine to clear a block of memory. The granularity of this ;algorithm is 128 bytes, to reduce the looping overhead. Inputs: : r0 = start of block ÷ r1 = number of 128-byte groups to clear Outputs: All registers preserved. ;Listing continues on following page TL/EE/9697-1 Series 32000® is a registered trademark of National Semiconductor Corporation. © 1995 National Semiconductor Corporation TL/EE/9697 RRD-B30M105/Printed in U. S. A.

## Clearing Memory with the 32000; Series 32000 Graphics Note 3

AN-52

| clram:  | cmpqd  | 0,r1       | ;any blocks to clear?                   |                |
|---------|--------|------------|---|----------------|
|         | beq    | clexit:w   | ;no, exit now.                          |                |
|         | save   | [r0,r1,r2] | ;save our working registers             |                |
|         | movd   | r1,r2      | ;here we set $r0 = r0 + (r1 * 128) + 4$ |                |
|         | addd   | r2,r2      | ;length *= 2                            |                |
|         | addd   | r2,r2      | ;*4                                     |                |
|         | addd   | r2,r2      | ;*8                                     |                |
|         | addd   | r2,r2      | ;*16                                    |                |
|         | addr   |            | ;get starting point + 4                 |                |
|         | sprd   | sp,r2      | ;save current stack                     |                |
|         | lprd   | sp.r0      | ;move to last double                    |                |
| •••     | .align | 4          |   |                |
| c12:    | movqd  | 0,tos      | ;clear a double                         |                |
|         | movqd  | 0,tos      |   |                |
|         | movqd  |            |   |                |
|         | acbd   | -1,r1,cl2  |   |                |
|         | lprd   |            | restore stack pointer;                  |                |
|         |        |            | restore our saved registers;            |                |
| clexit: | ret    | 0          |   | TI (FF (0007 0 |
|         |        |            | FIGURE 1                                | TL/EE/9697-2   |
|         |        |            |   |                |
|         |        |            |   |                |
|         |        |            |   |                |
|         |        |            |   |                |
|         |        |            |   |                |
|         |        |            |   |                |
|         |        |            |   |                |

| clram: | cmpqd  | 0,r1                   | -    | y blocks to |            |       |  |              |  |
|--------|--------|------------------------|------|-------------|------------|-------|--|--------------|--|
|        | beq    | clexit:w               | ;no, | , exit now  | •          |       |  |              |  |
|        | .align |                        |      |             |            |       |  |              |  |
| c12:   | movqd  | 0,00(r0)               |      | ;clea       | r a double | 9     |  |              |  |
|        | movqd  | 0,04(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,08(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,12(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,16(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,20(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,24(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,28(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,32(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,36(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,40(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,44(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,48(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,52(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,56(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,60(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,64(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,68(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,72(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,76(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,80(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,84(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,88(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,92(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,96(r0)               |      |             |            |       |  |              |  |
|        | movqd  | 0,100(r0)              |      |             |            |       |  |              |  |
|        | movqd  | 0,104(r0)              |      |             |            |       |  |              |  |
|        | movqd  | 0,104(r0)<br>0,108(r0) |      |             |            |       |  |              |  |
|        | movqd  | 0,112(r0)              |      |             |            |       |  |              |  |
|        | -      | 0,112(10)<br>0,116(r0) |      |             |            |       |  |              |  |
|        | movqd  |                        |      |             |            |       |  |              |  |
|        | ppvom  | 0,120(r0)              |      |             |            |       |  |              |  |
|        | movqd  | 0,124(r0)              |      |             |            |       |  |              |  |
|        | addd   | \$128.r0               |      |             |            |       |  |              |  |
|        | acbd   | -1,r1,cl2              |      |             |            |       |  |              |  |
| clexit | : ret  | 0                      |      |             |            |       |  | TL/EE/9697-3 |  |
|        |        |                        |      |             | FIG        | URE 2 |  | 1L/EE/9697-3 |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |
|        |        |                        |      |             |            |       |  |              |  |

## 4.0 TIMING RESULTS

On the NS32016, NS32032 and NS32332, 4 clock cycles per write are required. To clear one page of 300 DPI  $81/_2 \times 11$  (1,056,000 bytes), for example, requires 264,000 double words to be written. The optimal time for this, using 100% of the bus bandwidth on a 16 bit bus, would be 528,000 \* 400 ns, or 211.2 ms, @ 10 MHz. All timing data assumes word aligned data (double word aligned for 32 bit bus). Unaligned data is permitted, but will reduce the speed somewhat.

On the NS32332 (no wait states. @15 MHz, 32 bit bus), this code clears the full page image in 178 ms.

On the NS32032 (no wait states. @10 MHz, 32 bit bus), this code clears the full page image in 324 ms.

On the NS32016 (1 wait state. @10 MHz, 16 bit bus), this code clears the full page image in 509 ms.

Doubling the block size (to 256 bytes) would increase the speed by 1%-2%, on the code sample.


On the NS32532, a better approach is to use the register indirect method of referencing memory, as is shown in *Figure 2*. With this approach, the page memory can be cleared in 19 ms, assuming a no wait state 30 MHz system, with a 32 bit bus. The optimal time, using 100% of the bus bandwidth of the NS32532 (2 clock bus cycle) would be 264,000 \* 66.6 ns, or 17.6 ms.

Lit. # 100527

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.  A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.