Designer's Encyclopedia of One-Shots

National Semiconductor Application Note 366 Kern Wong July 1984



INTRODUCTION

National Semiconductor manufactures a broad variety of industrial bipolar monostable multivibrators (one-shots) in TTL and LS-TTL technologies and MOS one-shots in CMOS and HCMOS technologies to meet the stringent needs of systems designers for applications in the areas of pulse generation, pulse shaping, time delay, demodulation, and edge detection of waveforms. Features of the various device types include single and dual monostable parts, retriggerable and non-retriggerable devices, direct clearing input, and DC or pulse-triggered inputs. Furthermore, to provide the designer with complete flexibility in controlling the pulse width, some devices also have Schmitt trigger input, and/or contain internal timing components for added design convenience.

DESCRIPTION

One-shots are versatile devices in digital circuit design. They are actually quite easy to use and are best suited for applications to generate or to modify short timings ranging from several tens of nanoseconds to a few microseconds. However, difficulties are constantly being experienced by design and test engineers, and basically fall into the categories of either pulse width problems or triggering difficulties. The purpose of this note is to present an overall view of what one-shots are, how they work, and how to use them

what one-shots are, how they work, and how to use them properly. It is intended to give the reader comprehensive information which will serve as a designer's guide to oneshots.

TTL AND LS-TTL ONE-SHOT FEATURES

Nearly all malfunctions and failures on one-shots are caused by misuse or misunderstanding of their fundamental operating rules, characteristic design equations, parameters, or more frequently by poor circuit layout, improper bypassing, and improper triggering signal. In the following sections all one-shots (bipolar and MOS)

manufactured by National Semiconductor are presented with features tables and design charts for comparisons. Operating rules are outlined for devices in general and for specific device types. Notes on unique differences per device and on special operating considerations are detailed. Finally, truth tables and connection diagrams are included for reference.

For completeness, reference of an ECL monostable multivibrator is included in this note. Also included is a PC layout of a one-shot AC test adapter board and typical one-shot applications.

DEFINITION

A one-shot integrated circuit is a device that, when triggered, produces an output pulse width that is independent of the input pulse width, and can be programmed by an external Resistor-Capacitor network. The output pulse width will be a function of the RC time constant. There are various one-shots manufactured by National Semiconductor that have diverse features, although, all one-shots have the basic property of producing a prorammable output pulse width. All National one-shots have True and Complementary outputs, and both positive and negative edge-triggered inputs.


Device Number	# Per IC Package	Re- trigger	Reset	Min	acitor Max μF	Min	istor Max ohms	Timing Equation* for C _{EXT} ≫ 1000 pF
DM54121 DM74121	One One	No No	No No	0 0	1000 1000	1.4 1.4	30 40	t _W =KRC●(1+0.7/R) K≈0.7
DM54LS122 DM74L5122	One One	Yes Yes	Yes Yes		one	5 5	180 260	t _W =KRC K≈0.37
DM54123 DM74123	Two Two	Yes Yes	Yes Yes		one	5 5	25 50	t _W =KRC•(1+0.7/R) K≈0.34
DM54L123 DM74L123	Two Two	Yes Yes	Yes Yes		one	5 5	200 400	t _W =KRC•(1+0.7/R) K≈0.29
DM54LS123 DM74L5123	Two Two	Yes Yes	Yes Yes		one	5 5	180 260	t _W =KRC K≈0.37
DM54LS221 DM74L5221	Two Two	No No	Yes Yes	0 0	1000 1000	1.4 1.4	70 100	t _W =KRC K≈0.7
DM7853 DM8853	Two Two	Yes Yes	Yes Yes		one	5 5	25 50	t _W =KRC•(1+1/R) K≈0.31
DM8601 DM9601	One One	Yes Yes	No No		one	5 5	25 50	t _W =KRC●(1+0.7/R) K≈0.34
DM8602 DM9602	Two Two	Yes Yes	Yes Yes		one	5 5	25 50	t _W =KRC●(1+1/R) K≈0.34


"The above timing equations note for all combinations of R_{EXT} and C_{EXT} for all cases of C_{EXT} > 1000 pF within specified limits R_{EXT} and C_{EXT} . "K" can be treated as an invariant for $C_{EXT} \gg 1000$ pF. Refer to "K" vs C_{EXT} curves.


© 1995 National Semiconductor Corporation TL/F/6738


RRD-B30M105/Printed in U. S. A

AN-36












Truth Tables (Continued)

Connection Diagrams (Continued)


'123 Dual Retriggerable One-Shots with Clear

'123, 'L123A

	Input	s	Out	puts
Α	в	CLR	Q	Q
н	х	н	L	н
х	L	Н	L	н
L	↑	н	л	ப
↓↓	н	н	л	ப
x	Х	L	L	н




Top View





Л

ப




Н






1

L





= One LOW Level Pulse = Don't Care х

7

Top View

Device Number	# Per IC Package	Re- trigger	Reset	Capacitor Min Max in μ F	Min	istor Max ohms	Timing Equation for C _{EXT} > 1000 pF
MM54HC123 MM74HC123	Two Two	Yes Yes	Yes Yes	None None	2	*	$t_W = RC$
MM54C221 MM74C221	Two Two	No	Yes	None None	5	*	t _W = RC
MM54HC221 MM74HC221	Two Two	No No	Yes Yes	None None	2 2	*	$t_W = RC$
MM54HC423 MM74HC423	Two Two	Yes Yes	Yes Yes	None None	2 2	*	t _W = RC
CD4528BM CD4528BC	Two Two	Yes Yes	Yes Yes	None None	5 5	*	$t_{W}=0.2\text{RC}\text{In}(\text{V}_{\text{DD}}-\text{V}_{\text{S}}$
CD4538BM CD4538BC	Two Two	Yes Yes	Yes Yes	None None	5 5	*	t _W = RC
MM54HC4538 MM74HC4538	Two Two	Yes Yes	Yes Yes	None None	1 1	*	$t_W = KRC$ $K \approx 0.74$
CD4047BM* CD4047BC	One One	Yes Yes	Yes Yes	None None	0.5 0.5	*	t _W = KRC K ≈ 1.38

*Maximum usable resistance R_X is a function of the leakage of the capacitance C_X of the device, and leakage due to board layout, surface resistance, etc. **This device is a monostable/astable multivibrator.

Typical Output Pulse Width vs Minimum Timing Resistance

The plots shown demonstrate typical pulse widths and limiting values of the true output as a function of the external timing resistor, $R_{EXT}.$ This information should evaporate those years of mysterious notions and numerous concerns about operating one-shots with lower than recommended minimum R_{EXT} values.

The arrow indicates the divergent point where timing resistor values beyond which results in outputs remaining indefinitely at a logic HIGH level.

MM14528

CD4528

2500

壨

1000

 $R_{\text{EXT}}(\Omega)$

MM74HC4538

圕

1000

 R_{EXT} (Ω)

= 25°C

GFX

10000

10000

TL/F/6738-19

= 1000 pF

105

10

10

10²

10 L

10⁵

10


103

10²

10 L

100

100




Truth Tables (Continued)

MM54HC123 (J);	MM74HC123 (J, N)
MM54HC221 (J);	MM74HC221 (W, N)


Inputs			Outputs		
Clear	Α	в	Q	Q	
L	Х	Х	L	н	
Х	Н	х	L	н	
Х	Х	L	L	н	
н	L	↑	л	ъ	
н	\downarrow	н	л	ъ	
1	L	н	Л	ъ	

Connection Diagrams (Continued) Rext/ Cext1 01 13 ū2 12 CEXT1 CLR 2 Q CLE CLR 6 Ľ I R_{EXT}/ C_{EXT}2 CLR 1 ā1 Q2 C_{EXT}2 GND TL/F/6738-20

Top View



TL/F/6738-21



MM54HC423/MM74HC423 54HC423 (J); 74HC423 (J, N)

Ir	nputs	Outputs		
Clear	Α	в	Q	Q
L	Х	Х	L	н
Х	н	х	L	н
Х	Х	L	L	н
н	L	Ť		T
н	\downarrow	Н	л	Л

MM54HC4538/MM74HC4538 54HC4538 (J); 74HC4538 (J, N)

Ir	nputs	Outputs		
Clear	A B		Q	Q
L	Х	Х	L	н
Х	н	Х	L	н
Х	Х	L	L	н
н	L	\downarrow	л	ப
н	1	Н	л	ப

HIGH Level

L = LOW Level


= Transition from LOW-to-HIGH 1


 \downarrow = Transition from HIGH-to-LOW _ _ _ _ One HIGH Level Pulse

□_ = One LOW Level Pulse


X = Don't Care


9


























Note: The MC10198 is made by Motorola and the DM74HC4538 is also a Motorola-designed part, which is a cooperative trade part of the HC one-shots between NSC and Motorola. Information courtesy of Motorola Inc.

OPERATING RULES

In all cases, R and C represented by the timing equations are the external resistor and capacitor, called R_{EXT} and C_{EXT} , respectively, in the data book. All the foregoing timing equations use C in pF, R in Kohms, and yield t_W in nanoseconds. For those one-shots that are not retriggerable, there is a duty cycle specification associated with them that defines the maximum trigger frequency as a function of the external resistor, R_{EXT} .

In all cases, an external (or internal) timing resistor (R_{EXT}) connects from V_{CC} or another voltage source to the "R_{EXT}/C_{EXT}" pin, and an external timing capacitor (C_{EXT}) connects between the "R_{EXT}/C_{EXT}" and "C_{EXT}" pins are required for proper operation. There are no other elements needed to program the output pulse width, though the value of the timing capacitor may vary from 0.0 to any necessary value.

When connecting the R_{EXT} and C_{EXT} timing elements, care must be taken to put these components absolutely as close to the device pins as possible, electrically and physically. Any distance between the timing components and the device will cause time-out errors in the resulting pulse width, because the series impedance (both resistive and inductive)

will result in a voltage difference between the capacitor and the one-shot. Since the one-shot is designed to discharge the capacitor to a specific fixed voltage, the series voltage will "fool" the one-shot into releasing the capacitor before the capacitor is fully discharged. This will result in a pulse width that appears much shorter than the programmed value. We have encountered users who have been frustrated by pulse width problems and had difficulty performing correlations with commercial test equipment. The nature of such problems are usually related to the improper layout of the DUT adapter boards. (See *Figure* 6 for a PC layout of an AC test adapter board.) It has been demonstrated that lead length greater than 3 cm from the timing component to the device pins can cause pulse width problems on some devices.

For precise timing, precision resistors with good temperature coefficients should be used. Similarly, the timing capacitor must have low leakage, good dielectric absorption characteristic, and a low temperature coefficient for stability. Please consult manufacturers to obtain the proper type of component for the application. For small time constants, high-grade mica glass, polystyrene, polypropylene, or polycarbonate capacitor may be used. For large time constants, use a solid tantalum or special aluminum capacitor.

In general, if small timing capacitor has leakage approaching 100 nA or if the stray capacitance from either terminal to ground is greater than 50 pF, then the timing equations or design curves which predict the pulse width would not represent the programmed pulse width which the device generates.

When an electrolytic capacitor is used for C_{EXT}, a switching diode is often suggested for standard TTL one-shots to prevent high inverse leakage current (*Figure 1*). In general, this switching diode is not required for LS-TTL, CMOS, and HCMOS devices; it is also not recommended with retriggerable applications.




FIGURE 1

It is never a good practice to leave any unused inputs of a logic integrated circuit "floating". This is particularly true for one-shots. Floating uncommitted inputs or attempts to establish a logic HIGH level in this manner will result in malfunction of some devices.

Operating one-shots with values of the R_{EXT} outside the recommended limits is at the risk of the user. For some devices it will lead to complete inoperation, while for other devices it may result in either pulse widths different from those values predicted by design charts or equations, or with modes of operation and performance quite different from known standard characterizations.

To obtain variable pulse width by remote trimming, the following circuit is recommended (*Figure 2*). "Remote" should be placed as close to the one-shot as possible.





FIGURE 2

 V_{CC} and ground wiring should conform to good high frequency standards and practices so that switching transients on the V_{CC} and ground return leads do not cause interaction between one-shots. A 0.001 μF to 0.1 μF bypass capacitor (disk or monolithic type) from the V_{CC} pin to ground is necessary on each device. Furthermore, the bypass capacitor should be located so as to provide as short an electrical path as possible between the V_{CC} and ground pins. In severe cases of supply-line noise, decoupling in the form of a local power supply voltage regulator is necessary.

For retriggerable devices the retrigger pulse width is calculated as follows for positive-edge triggering:



$$\label{eq:tree} \begin{split} t_{\mathsf{RET}} &= t_W + t_{\mathsf{PLH}} = K \bullet (R_{\mathsf{EXT}}) (C_{\mathsf{EXT}}) + t_{\mathsf{PHL}} \\ \text{(See tables for exact expressions for K and } t_W; \text{ K is unity on most HCMOS devices.)} \end{split}$$

SPECIAL CONSIDERATIONS AND NOTES:

The 9601 is the single version of the dual 9602 one-shots, and the 8853, except for the input gating networks, has basically the same circuit as the 9602. With the exception of an internal timing resistor, R_{int} , the 'LS122 has performance characteristics virtually identical to the 'LS123. Also, except for the gating networks of the input sections, the timing circuitry of the 'HC123, 'HC221, 'HC423, and 'HC4538 are identical, and their performance characteristics are essentially the same. The design and characteristic curves for equivalent devices are not depicted individually, as they can be referenced from their parent device.

National's TTL-'123 dual retriggerable one-shot features a unique logic realization not implemented by other manufacturers. The "CLEAR" input does not trigger the device, a design tailored for applications where it is desired only to terminate or to reduce the timing pulse width.

The 'LS221, even though it has pin-outs identical to the 'LS123, is not functionally identical. It should be remembered that the 'LS221 is a non-retriggerable one-shot, while the 'LS123 is a retriggerable one. For the 'LS123 device, it is sometimes recommended to externally ground its "C_{EXT}" pin for improved system performance. The "C_{EXT}" pin on the 'LS221, however, is not an internal connection to the device ground. Hence, grounding this pin on the 'LS221 device will render the device inoperative.

Furthermore, if a polarized timing capacitor is used on the 'LS221, the positive side of the capacitor should be connected to the " C_{EXT} " pin. For the 'LS123 part, it is the contrary, the negative terminal of the capacitor should be connected to the " C_{EXT} " pin of the device (*Figure 4*).






FIGURE 4

The 'LS221 trigger on "CLEAR": This mode of trigger requires first the "B-Input" be set from a Low-to-High level while the "CLEAR" input is maintained at logic Low level. Then, with the "B" Input at logic High level, the "CLEAR"






Ţ

TL/F/6738-65


FIGURE 8. Noise Discriminator



Pulse Generator (Figure 11)

Two one-shots can be connected together to form a pulse generator capable of variable frequency and independent duty cycle control. The R_{X1} and C_{X1} of O-S1 determine

the frequency developed at output Q_1 . R_{X2} and C_{X2} of O-S2 determine the output pulse width at Q_2 . (Retriggerable device required.)




Note: K is the multiplication factor dependent of the device. Arrow indicates edge-trigger mode.


Delayed Pulse Generator with Override to Teminate


Output Pulse (Figure 12)


An input pulse of a particular width can be delayed with the circuit shown in *Figure 12*. Preselected values of ${\rm R}_{X1}$ and ${\rm C}_{X1}$ determine the delay time via O-S1, while pre-

selected values of R_{X2} and C_{X2} determine the output pulse width through O-S2. The override input can additionally serve to modify the output pulse width.










FM Data Separator (Figure 16)

The data separator shown in *Figure 16* is a two-time constant separator that can be used on tape and disc drive memory storage systems. The clock and data pulses must fall within prespecified time windows. Both the clock and data windows are generated in this circuit. There are two data windows; the short window is used when the previous bit cell had a data pulse in it, while the long window is used when the previous bit cell had no data pulse.

If the data pulse initially falls into the data window, the -SEP DATA output returns to the NAND gate that generates the data window, to assure that the full data is allowed through before the window times out. The clock windows will take up the remainder of the bit cell time.

Assume all one-shots and flip-flops are reset initially and the $+\,{\sf READ}\,$ DATA has the data stream as indicated.

With O-S1 and O-S2 inactive, +CLK WINDOW is active. The first +READ DATA pulse will be gated through the second AND gate, which becomes –SEP CLK for triggering of the R-S FF and the one-shots. With the D-FF off, O-S1 will remain reset. The –SEP CLK pulse will trigger O-S2, whose output is sent to the OR gate, and its output becomes +DATA WINDOW to enable the first AND gate. The next pulse on +READ DATA will be allowed through the first AND gate to become – SEP DATA. This pulse sets the R-S FF, whose HIGH output becomes the data to the D-FF. The D-FF is clocked on by O-S2 timing out and +CLK WINDOW becoming active. \overline{Q}_4 will hold O-S2 reset and allow O-S1 to trigger on the next clock pulse.



The next clock pulse (the second bit cell) is ANDed with + CLK WINDOW and becomes the next - SEP CLK, which will reset the R-S FF and trigger O-S1. As O-S1 becomes active, the + DATA WINDOW becomes active, enabling the first AND gate. With no data bit in the second bit cell, the R-S FF will remain reset, enabling the D-FF to be clocked off when + DATA WINDOW falls. When the D-FF is clocked off, Q₄ will hold O-S1 reset and allow O-S2 to be triggered. The third clock pulse (bit cell 3) is ANDed with + CLK WINDOW and becomes - SEP CLK, which continues re-

setting the R-S FF and triggers O-S2. When O-S2 becomes active, +DATA WINDOW enables the first AND gate, allowing the data pulse in bit cell 3 to become – SEP DATA. This –SEP DATA will set the R-S FF, which enables the D-FF to be clocked on when +DATA WINDOW falls. When this happens, Q_4 will hold O-S2 reset and allow O-S1 to trigger. This procedure continues as long as there is clock and data pulse stream present on the +READ DATA line.




FIGURE 16. FM Data Separator (Continued)

Phase-Locked Loop VCO (Figure 17)

The circuit shown in *Figure 17* represents the VCO in the data separation part of a rotational memory storage system which generates the bit rate synchronous clocks for write data timing and for establishing the read data windows.


The op-amp that performs the phase-lock control operates by having its inverting input be driven by two sources that normally buck one another. One source is the one-shot, the other source is the phase detector flip-flop. When set, the one-shot, through an inverter, supplies a HIGH-level voltage to the summing node of the op-amp and the phase detector FF, also through an inverter, supplies a cancelling LOWlevel input.

It is only when the two sources are out of phase with each other, that is one HIGH and the other LOW, that a

positive- or negative-going phase error will be applied to the op-amp to effect a change in the VCO frequency. *Figure 17* illustrates the process of phase-error detection and correction when synchronizing to a data bit pattern. The rising edge of each pulse at DATA+PLO clocks the one-shot LOW and the phase detector FF HIGH. Since both outputs are still bucking each other, no change will be observed at the phase-error summing node. When the one-shot times out, if this occurs after the 2F clock has reset the phase detector FF to a LOW output, a positive pulse will be seen at the summing node until both the one-shot and the FF are reset. Any positive pulse will be reflected by a negative change in the op-amp output, which is integrated and reduces the positive control voltage at the VCO input in direct proportion to the duration of the phase-error pulse. A negative phase-error pulse occurs when the phase detector FF remains set longer than the one-shot.

Negative phase-error pulse causes the integrated control voltage to swing positive in direct proportion to the duration of the phase-error pulse. It is recommended that a clamp-

ing circuit be connected to the output of the op-amp to prevent the VCO control voltage from going negative or more positive than necessary. A back-to-back diode pair connected between the op-amp and the VCO is highly recommended, for it will present a high impedance to the VCO input during locked mode. This way, stable and smooth operation of the PLO circuit is assured.



A FINAL NOTE

It is hoped that this brief note will clarify many pertinent and subtle points on the use and testing of one-shots. We invite your comments to this application note and solicit your constructive criticism to help us improve our service to you.


ACKNOWLEDGEMENT

The author wishes to thank Stephen Wong, Bill Llewellyn, Walt Sirovy, Dennis Worden, Stephen Yuen, Weber Lau, Chris Henry and Michelle Fong for their help and guidance.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.