Noise Floor Measurement of PLL Frequency Synthesizers

INTRODUCTION

Phase noise is a critical performance parameter of frequency synthesizers for wireless applications. RF system designers of phase modulated cellular systems, such as PHS, GSM and IS-54, need low noise local oscillator (L.O.) or frequency synthesizer blocks. In phase modulated system the integrated phase noise of the synthesizer contributes to the RMS phase error of the transceiver. The frequency switching time and the suppression of reference spurs are also critical for these modern digital standards. A narrower loop filter bandwidth would decrease the integrated phase noise for the locked condition, but would increase the PLL lock time. A standard measurement technique for quantifying the phase locked loop noise generated by the synthesizer is described in this note.

PHASE NOISE SPECTRUM

Single sideband phase noise is a critical performance parameter of any frequency control system. Sideband noise can be converted into the frequency band of interest and reduce system sensitivity. A typical plot of a PLL noise characteristic is shown in *Figure 1*. When using a spectrum analyzer it can be safely assumed that both sides of the spectrum are identical. The integrated phase noise is not an "apples to apples" comparison for most systems, since this is highly dependent on the divider ratio, loop filter bandwidth, and damping or phase margin of the PLL. The spectrum peaking and loop bandwidth are functions of the loop bandwidth, while the noise "inside the loop" is generally proportional to the divider ratio. Noise outside the 3 dB loop bandwidth falls off rapidly, and does not contribute to the integrated noise significantly.




FIGURE 1. Single Sided Phase Noise Spectrum

National Semiconductor Application Note 1052 Wireless Communications Group November 1996



The phase/frequency comparator's function is to adjust the voltage presented to the VCO until the feedback signal's frequency (and phase) match that of the reference signal. When this "phase-locked" condition exists, the VCO's frequency will be N times that of the comparison frequency. Where N is the programmable VCO divide ratio. It is assumed that any noise present at the input of the phase detector is multiplied up by a factor of N, and appears inside the loop of the PLL. This is generally synthesizer divider noise and phase detector noise. Obviously, this is an oversimplification of the noise properties of a PLL, but does serve as a way of normalizing phase noise measurements.


PHASE NOISE FLOOR MEASUREMENT

The basic phase-lock-loop configuration we will be considering is shown in Figure 3. The PLL consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX2332TM, a voltage controlled oscillator (VCO), and a passive loop filter. The crystal reference used is the 10 MHz signal from the back of a spectrum analyzer at about +7 dBm or 1.42 VPP. The VCO used for this test was an ALPS URAE8x934 VCO with a tuning constant of 27 MHz/V phase locked at 900 MHz. By using a relatively wide loop filter bandwidth, (15 kHz for N = 4500) we are able to vary the reference frequency from 30 kHz to 400 kHz without changing the component values and maintain loop stability. The phase noise measurements were made at 150 Hz offset, to ensure that the data was on the flat portion of the curve "inside the loop". At least 20 video averages were taken over a 1 kHz span for each measurement. In order to come up with the phase noise floor figure of merit the spectrum analyzer measurement must be normalized in terms of dBc/Hz, by subtracting 10 log of the resolution bandwidth used in the measurement. The noise is then referenced to the input of the phase detector by subtracting 20 log N. Without taking into account any errors from the spectrum analyzer we have:

SUMMARY

A graph showing the phase noise floor of the LMX2332A vs. phase detector frequency is shown in *Figure 2*. This shows the phase noise floor is not solely dependent on the divider ratio N. The phase noise floor for a 900 MHz VCO frequency and a channel spacing of 30 kHz, is less than –169 dBc/Hz.

AN-1052



www.national.com



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

N	National Semiconductor Corporation	National Semiconductor Europe	National Semiconductor Asia Pacific Customer	National Semiconducto Japan Ltd.
$\boldsymbol{\mathcal{U}}$	Americas	Fax: +49 (0) 1 80-530 85 86	Response Group	Tel: 81-3-5620-6175
	Tel: 1-800-272-9959	Email: europe.support@nsc.com	Tel: 65-2544466	Fax: 81-3-5620-6179
	Fax: 1-800-737-7018	Deutsch Tel: +49 (0) 1 80-530 85 85	Fax: 65-2504466	
	Email: support@nsc.com	English Tel: +49 (0) 1 80-532 78 32	Email: sea.support@nsc.com	
		Français Tel: +49 (0) 1 80-532 93 58		
www.national.com		Italiano Tel: +49 (0) 1 80-534 16 80		

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.