

DP8408A/9A Fastest DRAM Access Mode

National Semiconductor
Application Brief 9
Tim Garverick
Rusty Meier
January 1986



DP8408A/9A Fastest DRAM Access Mode

If one desires the fastest possible operation of the DP8408A/9A multi-mode dynamic RAM controller/driver in accessing DRAMs, mode 4, externally controlled access mode should be considered.

In using mode 4 there are three input signals which must be considered:

- 1) \overline{RASIN} —generates \overline{RAS}
- 2) R/\overline{C} —switches between rows and columns on the address outputs
- 3) \overline{CASIN} —generates \overline{CAS}

In producing these signals a delay will be needed between \overline{RASIN} and R/\overline{C} and between R/\overline{C} and \overline{CASIN} . (**Note:** In mode 4 external generation of \overline{CASIN} can produce \overline{CAS} faster than automatic generation of \overline{CAS} .)

Two important parameters have been added to the DP8408A/9A data sheets that help one compute the minimum acceptable delays between the above-mentioned signals. These parameters are:

- 1) $t_{DIF1} = \text{MAXIMUM}(t_{RPDL} - t_{RHA}) = 13 \text{ ns}$
 where $t_{RPDL} = \overline{RASIN}$ to \overline{RAS} delay
 $t_{RHA} =$ row address held from column select
- 2) $t_{DIF2} = \text{MAXIMUM}(t_{RCC} - t_{CPDL}) = 13 \text{ ns}$
 where $t_{RCC} =$ column select to column address valid
 $t_{CPDL} = \overline{CASIN}$ to \overline{CAS} delay

These parameters are specified as being less than what would be calculated using the min/max values given for t_{RCC} , t_{CPDL} , t_{RPDL} and t_{RHA} in the DP8408A/9A specification sheets, because on-chip delays track over temperature and supply variations.

The equation for the delay between \overline{RASIN} and R/\overline{C} that guarantees the specified DRAM t_{RAH} is:

$$\begin{aligned} \text{min delay required} &= t_{DIF1} + t_{RAH} \\ &= 13 \text{ ns} + t_{RAH} \\ \text{where } t_{RAH} &= \text{DRAM minimum row address} \\ &\quad \text{hold time from } \overline{RAS} \end{aligned}$$

The equation for the delay between R/\overline{C} and \overline{CASIN} that guarantees the specified DRAM t_{ASC} is:

$$\begin{aligned} \text{min delay required} &= t_{DIF2} + t_{ASC} \\ &= 13 \text{ ns} + t_{ASC} \\ \text{where } t_{ASC} &= \text{DRAM minimum column address} \\ &\quad \text{set-up time to } \overline{CAS} \end{aligned}$$

To produce the above-mentioned delays between signals, a $\pm 2 \text{ ns}$ resolution delay line can be used as follows:

$$\begin{aligned} \text{(assuming } t_{RAH} &= 20 \text{ ns, } t_{ASC} = 0 \text{ ns)} \\ \overline{RASIN} \text{ to } R/\overline{C} \text{ delay} &= 13 \text{ ns} + 20 \text{ ns} \\ &= 33 \text{ ns} \\ R/\overline{C} \text{ to } \overline{CASIN} \text{ delay} &= 13 \text{ ns} + 0 \text{ ns} \\ &= 13 \text{ ns} \end{aligned}$$

Thus, R/\overline{C} must follow \overline{RASIN} by a minimum of 33 ns and \overline{CASIN} must follow R/\overline{C} by a minimum of 13 ns. With a delay line of $\pm 2 \text{ ns}$ resolution, the \overline{RASIN} to R/\overline{C} and R/\overline{C} to \overline{CASIN} delays can be typical of 35 ns and 15 ns, respectively. (See *Figures 1* and *2*.)

This scheme will provide a maximum \overline{RASIN} to \overline{CAS} delay of:

$$\begin{aligned} 35 \text{ ns} + 15 \text{ ns} + 2 \text{ ns (resolution uncertainty)} \\ + \text{MAXIMUM}(t_{CPDL}) = 52 \text{ ns} + \text{MAXIMUM}(t_{CPDL}) \end{aligned}$$

For the DP8408/9-2, $\text{MAXIMUM}(t_{CPDL}) = 58 \text{ ns}$.

For the DP8408A/9A (no dash), $\text{MAXIMUM}(t_{CPDL}) = 68 \text{ ns}$ (not 58 ns as indicated in data sheets up to November 1982).

The fastest mode 4 accesses (with the assumed delay line and DRAM parameters) are therefore, 110 ns and 120 ns, respectively, for the -2 and non-dash parts.

The maximum \overline{RASIN} to \overline{CAS} delay (t_{RICL}) in mode 5 (auto mode) for the DP8408/9-2 (which guarantees a min t_{RAH} of 20 ns) is 130 ns. The maximum t_{RICL} in mode 5 for the DP8408A/9A (no dash) is 160 ns.

Thus, it is shown that if the features offered by the DP8408A/9A automatic modes can be sacrificed, mode 4 (externally controlled access) may be used to obtain the fastest memory access.

AB-9




FIGURE 1. Mode 4 Timing Relationships

TL/F/8403-1




FIGURE 2. Mode 4 Externally Generated Signals

TL/F/8403-2

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 1111 West Bardin Road
 Arlington, TX 76017
 Tel: 1(800) 272-9959
 Fax: 1(800) 737-7018

National Semiconductor Europe
 Fax: (+49) 0-180-530 85 86
 Email: onjwge@tevm2.nsc.com
 Deutsch Tel: (+49) 0-180-530 85 85
 English Tel: (+49) 0-180-532 78 32
 Français Tel: (+49) 0-180-532 93 58
 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
 19th Floor, Straight Block,
 Ocean Centre, 5 Canton Rd.
 Tsimshatsui, Kowloon
 Hong Kong
 Tel: (852) 2737-1600
 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
 Tel: 81-043-299-2309
 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.