Receiver Interrupts/Flags for the DP8344 Biphase Communications Processor

Receiver Interrupts/Flags for the DP8344 Biphase **Communications Processor**

National Semiconductor **Application Brief 35** Tom Norcross May 1988



The DP8344 has a flag that corresponds to each of its interrupts except NMI. This allows the BCP to operate efficiently in either an interrupt driven or polled environment and gives the user the flexibility to combine the two. However, one must be aware that even though the names are the same, their controls may be different. The event that controls when the interrupt and its corresponding flag is asserted or cleared may not be the same. However, this is only the case for the three receiver interrupts; the other 8344 interrupts are set and cleared in exactly the same manner as their associated flag. To easily discuss these subtle differences, it should be made clear that the transceiver reset does clear all the receiver flags and interrupts and that this will not be mentioned when discussing the individual receiver interrupts

To begin with, the receiver active (RA) interrupt and flag are both asserted by the same event; the receiver detecting two or three line quiescents, depending on the state of Receive Line Quiescent (RLQ), followed by a code violation and

a sync bit. However, the RA interrupt is cleared by reading the {RTR} or {ECR} register while the RA flag is cleared by an error or the end of the transmission. The receiver identifies the end of the transmission by detecting a mini code violation in all protocols except 5250, and in 5250 by waiting for the Line Active (LA) flag to time out after fill bits are received. The data available (DA) interrupt and flag are both asserted when a byte is present on the output of the FIFO. However, the DA interrupt also becomes active when an error is detected by the receiver. They are both cleared by reading the {RTR} register until the FIFO is empty, but the DA flag will also be cleared when an error is detected. The situation is similar with the receive FIFO full interrupt and flag. They are both asserted when three words are present in the FIFO, but the RFF interrupt also becomes active when an error is detected. Both the RFF flag and interrupt are cleared exactly the same way by reading the RTR regis-

Receiver Interrupts/Flags for the DP8344 Biphase Communications Processor

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) 0-180-530 8b so Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 8 8 80 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408