



# MC80464K32, MC804128K32

## 64Kx32, 128Kx32 FLOW-THROUGH

### SYNCHRONOUS BURST SRAM

#### PRELIMINARY INFORMATION

##### • High performance, low power flow-through SRAM

- Ultra low power for high capacity applications

##### • High performance

- 50-83 MHz Speed grades
- 2-1-1-1 Burst Read
- 1-1-1-1 Burst Write
- 2-1-1-1-1-1-1... pipeline operation

##### • Low power

- Low active power
- Ultra low power ZZ standby mode
- Single 3.3V supply (VDD)
- Isolated 3.3V or 2.5V I/O supply (VDDQ)

##### • Compatibility

- Individual Byte Write and Global Write masking
- Interleave and burst address support
- Three chip enables for easy expansion
- Industry standard 100-Pin SRAM pinout
- Industry standard SRAM specification

##### • Applications

- Ideal for high speed, low power communications buffers
- Power sensitive portable DSP applications

#### Overview

The MoSys MC804128K32 and MC80464K32 are high performance, low power flow-through synchronous SRAMs. Fabricated using an advanced low power, high performance CMOS process, the MoSys MC804128K32 and MC80464K32 are forward pin and function compatible with standard 32Kx32 SRAM devices. These devices also include additional operating features like low power ZZ standby mode and linear burst order addressing. These additional operating features are defined so that, with proper implementation, designs can work transparently with, 32Kx32, 64Kx32 or 128Kx32 configurations. This allows the designer maximum configuration flexibility within a single footprint layout.

The MoSys MC804128K32 and MC80464K32 support flow-through SRAM operating modes at maximum burst frequency including indefinite pipeline read or write (2-1-1-1-1-1...)




Figure 1. Pin Function

The MC804128K32 and MC80464K32 are packaged in a standard 100-pin LQFP.

#### Lowest Power

The MC804128K32 and MC80464K32 flow-through SRAMs afford systems dramatic power savings due to the benefits of their proprietary MoSys technology. Peak operating power of typical SRAM is 5x that of MC804128K32. This makes it ideal for portable applications as well as applications requiring a large amount of static RAM.

#### Part Number Designation

Example: MC804128K32LI-15

Device Designation: MC8:, Series: 04

Organization: 128K32

Package Type: L=LQFP

Device Grade: I=industrial


Speed: - 20 50 MHz (12 ns access time)

- 16R6 60 MHz (11 ns access time)

- 15 66 MHz (10 ns access time)

- 12 83 MHz (9 ns access time)

**PRELIMINARY INFORMATION**



**Figure 2 Functional Block Diagram**



**MC80464K32, MC804128K32**  
**64Kx32, 128Kx32 FLOW-THROUGH**  
**SYNCHRONOUS BURST SRAM**

**PRELIMINARY INFORMATION**

**Table 1. Pin Description**

<b>Pin Number</b>	<b>Symbol</b>	<b>Type</b>	<b>Description</b>
50, 49, 48, 47, 46, 45, 44, 81, 82, 99, 100, 32, 33, 34, 35, 36, 37	A[16:0]	Input	Processor Addresses
96, 95, 94, 93	BW[4:1]#	Input	Processor host bus byte enables.
88	GW#	Input	Global Write from cache controller
87	BWE#	Input	Byte Write Enable from controller
89	CLK	Input	Processor host bus clock
98	CE1#	Input	ADSP# mask and ADSC# chip enable
97	CE2	Input	Depth expansion chip enable
92	CE3#	Input	Depth expansion chip enable
86	OE#	Input	Asynchronous output enable
83	ADV#	Input	Burst address counter advance
84	ADSP#	Input	ADS# of processor
85	ADSC#	Input	ADS# of controller
64	ZZ	Input	Low power sleep mode
31	LBO#	Input	Linear Burst Order
29, 28, 25, 24, 23, 22, 19, 18, 13, 12, 9, 8, 7, 6, 3, 2, 79, 78, 75, 74, 73, 72, 69, 68, 63, 62, 59, 58, 57, 56, 53, 52	DQ[32:1]	I/O	Data I/O pins
30, 1, 80, 51	NC/DQP[4:1]	I/O	Data parity I/O pins
14, 16, 38, 39, 42, 43, 66	NC	-	unused
15, 41, 65, 91	VDD	3.3 Volts	Power
17, 40, 67, 90	VSS	Ground	Ground
4, 11, 20, 27, 54, 61, 70, 77	VDDQ	I/O Supply	I/O Buffer Supply
5, 10, 21, 26, 55, 60, 71, 76	VSSQ	I/O Ground	I/O Buffer Ground

**Table 2. Absolute Maximum Ratings**

<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Max</b>	<b>Units</b>
$V_{DD}$	Core Supply Voltage		3.6	V
$V_{DDQ}$	I/O Supply Voltage		3.6	V
$V_{ih}$	Input High Voltage		$V_{DDQ} + 0.5$	V
$V_{il}$	Input Low Voltage	$V_{SSQ} - 0.5$		V
Ts	Storage Temperature	-65	150	°C

**Notes:** Max Vih is not to exceed maximum VDDQ



**MC80464K32, MC804128K32**  
**64Kx32, 128Kx32 FLOW-THROUGH**  
**SYNCHRONOUS BURST SRAM**

**PRELIMINARY INFORMATION**

**Table 3. Recommended Operating Conditions**

<b>Symbol</b>	<b>Parameter</b>	<b>Condition</b>	<b>Min</b>	<b>Max</b>	<b>Units</b>
V <sub>DD</sub>	Supply Voltage	3.3V +10%/-5%	3.135	3.6	V
V <sub>DDQ</sub>	I/O Supply Voltage	2.5V +44%/-5%	2.375	3.6	V
V <sub>ih</sub>	Input High Voltage		1.8	V <sub>DDQ</sub> + 0.3	V
V <sub>il</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>oh</sub>	Output High Voltage	I <sub>oh</sub> = -5 mA	2.4		V
V <sub>ol</sub>	Output Low Voltage	I <sub>ol</sub> = 5 mA		0.4	V
T <sub>AC</sub>	Commercial Operating Temp.		0	70	°C
T <sub>AI</sub>	Industrial Operating Temp.		-40	85	°C

**Table 4. Absolute Maximum AC Operating Conditions**

<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Max</b>	<b>Units</b>
V <sub>ih</sub>	Input High Voltage	1.8	V <sub>DDQ</sub> +1.0	V
V <sub>il</sub>	Input Low Voltage	V <sub>SSQ</sub> - 1.0	0.8	V
tOVR	Overshoot/Undershoot Voltage Duration		0.2*tCY	ns
tSET	Overshoot/Undershoot Settling Time		0.8*tCY	ns

**Table 5. Maximum DC Current Requirements**

<b>Symbol</b>	<b>Condition</b>	<b>Current</b>	<b>Units</b>
I <sub>DD</sub>	Operating current, device selected; all inputs $\leq$ V <sub>il</sub> or $\geq$ V <sub>ih</sub> ; cycle time $\geq$ tKC min, V <sub>DD</sub> = max, 0 pF load	50	mA
I <sub>DD1</sub>	Idle current, device selected; ADSP#, ADSC#, GW#, BW#s, ADV# and all other inputs $\geq$ 2.8 volts; cycle time $\geq$ tKC min, V <sub>DD</sub> = max, 0 pF load	10	mA
I <sub>DD2</sub>	Clock stopped, all inputs $\geq$ 2.8 v, V <sub>DD</sub> = max, 0 pF load	2	mA
I <sub>DDZ</sub>	Sleep mode, clock stopped, all inputs $\geq$ 2.8 v, V <sub>DD</sub> = max	1	mA




**MC80464K32, MC804128K32**  
**64Kx32, 128Kx32 FLOW-THROUGH**  
**SYNCHRONOUS BURST SRAM**

**PRELIMINARY INFORMATION**


**Table 6. AC Timing Characteristics at Recommended Operating Conditions**

		<b>-12 (83 MHz)</b>		<b>-15 (66 MHz)</b>		<b>-16R6 (60 MHz)</b>		<b>-20 (50 MHz)</b>		
<b>Sym</b>	<b>Parameter</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Units</b>
tAAH	ADV# hold	0.5		0.5		0.5		0.5		ns
tAAS	ADV# setup	2		2		2		2		ns
tADSH	ADSx# hold	0.5		0.5		0.5		0.5		ns
tADSS	ADSx# setup	2		2		2		2		ns
tAH	Address hold	0.5		0.5		0.5		0.5		ns
tAS	Address setup	2		2		2		2		ns
tCEH	Chip Enable hold	0.5		0.5		0.5		0.5		ns
tCES	Chip Enable setup	2		2		2		2		ns
tDH	Write Data hold	0.5		0.5		0.5		0.5		ns
tDS	Write Data setup	2		2		2		2		ns
tKC	Clock cycle	12		15		16.6		20		ns
tKH	Clock high	5.5		6.5		7		9		ns
tKL	Clock low	5.5		6.5		7		9		ns
tKQ	Clock to output valid		9		10		11		12	ns
tKQHZ	Clock to output high-Z	1.5	7.5	1.5	8.6	1.5	10	1.5	12	ns
tKQLZ	Clock to output low-Z	0		0		0		0		ns
tKQX	Clock to output invalid	1.5		1.5		1.5		1.5		ns
toELZ	OE# to output low-Z	0		0		0		0		ns
toEHZ	OE# to output high-Z		4.5		4.8		5.5		6	ns
toEQ	OE# to output valid		4.5		4.8		5.5		6	ns
toEQX	OE# to output invalid	0		0		0		0		ns
tWS	GW#, BWx# setup	2		2		2		2		ns
tWH	GW#, BWx# hold	0.5		0.5		0.5		0.5		ns
tZZs	ZZ standby		100		100		100		100	ns
tZZREC	ZZ recovery	100		100		100		100		


**PRELIMINARY INFORMATION**




**PRELIMINARY INFORMATION**



**PRELIMINARY INFORMATION**




**PRELIMINARY INFORMATION**



**PRELIMINARY INFORMATION**


### Test and Measurement



### Test Structure and Measurement Points

#### Notes

- 1 Valid Delay Measurement is made from the VDDQ / 2 on the input waveform to the VDDQ / 2 on the output waveform. Input waveform should have a slew rate of 1V/ns.
- 2 Tri-state  $t_{off}$  measurement is made from the VDDQ/2 on the input waveform to the output waveform moving 20% from its initial to final value VDDQ/2.



**Figure 7. LQFP Mechanical Characteristics**