

# Section 30. Electrical Specifications

# HIGHLIGHTS

30.1 Introduction	30-2
30.2 Absolute Maximums	30-3
30.3 Device Selection Table	30-4
30.4 Device Voltage Specifications	30-5
30.5 Device Current Specifications	30-6
30.6 Input Threshold Levels	30-9
30.7 I/O Current Specifications	30-10
30.8 Output Drive Levels	30-11
30.9 I/O Capacitive Loading	30-12
30.10 Data EEPROM / Flash	30-13
30.11 LCD	30-14
30.12 Comparators and Voltage Reference	30-15
30.13 Timing Parameter Symbology	30-16
30.14 Example External Clock Timing Waveforms and Requirements	30-17
30.15 Example Power-up and Reset Timing Waveforms and Requirements	30-19
30.16 Example Timer0 and Timer1 Timing Waveforms and Requirements	30-20
30.17 Example CCP Timing Waveforms and Requirements	30-21
30.18 Example Parallel Slave Port (PSP) Timing Waveforms and Requirements	30-22
30.19 Example SSP and Master SSP SPI Mode Timing Waveforms and Requirements	30-23
30.20 Example SSP I <sup>2</sup> C Mode Timing Waveforms and Requirements	30-27
30.21 Example Master SSP I <sup>2</sup> C Mode Timing Waveforms and Requirements	30-30
30.22 Example USART/SCI Timing Waveforms and Requirements	30-32
30.23 Example 8-bit A/D Timing Waveforms and Requirements	30-34
30.24 Example 10-bit A/D Timing Waveforms and Requirements	30-36
30.25 Example Slope A/D Timing Waveforms and Requirements	30-38
30.26 Example LCD Timing Waveforms and Requirements	30-40
30.27 Related Application Notes	30-41
30.28 Revision History	30-42

30

### 30.1 Introduction

This section is intended to show you the electrical specifications that may be specified in a particular device data sheet and what is meant by the specification. This section is **NOT** intended to give the values of these specifications. For the device specific values you **must** refer to the device's data sheet. All values show in this section should be considered as Example Values.

In the description of the device and the functional modules (previous sections), there have been references to electrical specification parameters. These references have been hyperlinked in the electronic version to aid in the use of this manual.

```
Note: Before starting any design, Microchip HIGHLY recommends
that you acquire the most recent copy of the device data sheet
and review the electrical specifications to ensure that they will
meet your requirements.
```

Throughout this section, certain terms will be used. Table 30-1 shows the conventions that will be used.

Term	Description
PIC16 <b>C</b> XXX	For devices tested to standard voltage range
PIC16 <b>LC</b> XXX	For devices tested to extended voltage range
PIC16FXXX	For devices tested to standard voltage range
PIC16LFXXX	For devices tested to extended voltage range
PIC16 <b>CR</b> XXX	For devices tested to standard voltage range
PIC16LCRXXX	For devices tested to extended voltage range
PIC16XXXX- <b>04</b>	For devices that have been tested up to 4 MHz operation
PIC16XXXX- <b>08</b>	For devices that have been tested up to 8 MHz operation
PIC16XXXX-10	For devices that have been tested up to 10 MHz operation
PIC16XXXX-20	For devices that have been tested up to 20 MHz operation
LP osc	For devices configured with the LP device oscillator selected
XT osc	For devices configured with the XT device oscillator selected
HS osc	For devices configured with the HS device oscillator selected
RC osc	For devices configured with the RC device oscillator selected
Commercial	For devices with the commercial temperature range grading $(0^{\circ}C \le TA \le +70^{\circ}C)$
Industrial	For devices with the industrial temperature range grading (-40 $^\circ C \leq TA \leq +85 ^\circ C)$
Extended	For devices with the extended temperature range grading $(-40^{\circ}C \le TA \le +125^{\circ}C)$

#### Table 30-1: Term Conventions

#### 30.2 Absolute Maximums

The Absolute Maximum Ratings specify the worst case conditions that can be applied to the device. These ratings are not meant as operational specifications, and stresses above the listed values may cause damage to the device. Specifications are not always stand-alone, that is, the specification may have other requirements as well.

An example of this is the "maximum current sourced/sunk by any I/O pin". The number of I/O pins that can be sinking/sourcing current, at any one time, is dependent upon the maximum current sunk/source by the port(s) (combined) and the maximum current into the VDD pin or out of the Vss pin. In this example, the physical reason is the Power and Ground bus width to the I/O ports and internal logic. If these specifications are exceeded, then electromigration may occur on these Power and Ground buses. Over time electromigration would cause these buses to open (be disconnected from the pin), and therefore cause the logic attached to these buses to stop operating. So exceeding the absolute specifications may cause device reliability issues.

Input Clamp Current is defined as the current through the diode to Vss/VDD if pin voltage exceeds specification.

#### Example Absolute Maximum Ratings<sup>†</sup>

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to The VC
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)0	.3V to TV + 0,3v)
Voltage on VDD with respect to Vss	2200 +7.5V
Voltage on MCLR with respect to Vss <sup>(2)</sup>	
Voltage on RA4 with respect to Vss	0 to +14V
Total power dissipation <sup>(1)</sup>	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, liκ (Vi < 0 or Vi - Φ.	± 20 mA
Output clamp current, lok (Vo V vDD)	± 20 mA
Maximum output curren stury / a.y I/O pin	25 mA
Maximum output sourced by any I/O pin	25 mA
Maximum arrent s by PORTA, PORTB, and PORTE (combined)	200 mA
Maxi rup urrent sourced by PORTA, PORTB, and PORTE (combined)	200 mA
Current sunk by PORTC and PORTD (combined)	200 mA
Maximum current sourced by PORTC and PORTD (combined)	200 mA
Maximum current sourced by PORTC and PORTD (combined)	200 mA
Maximum current sourced by PORTF and PORTG (combined)	100 mA
Maximum current sourced by PORTF and PORTG (combined)	100 mA
Note 1. Power dissipation is calculated as follows:	

Pdis = VDD x {IDD -  $\Sigma$  IOH} +  $\Sigma$  {(VDD - VOH) x IOH} +  $\Sigma$ (VOI x IOL)

**Note 2:** Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of  $50-100\Omega$  should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

<sup>†</sup> NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### 30.3 Device Selection Table

This table in the Device Data Sheet is intended to assist you in determining which oscillators are tested for which devices, and some of the specifications that are tested. Any oscillator may be selected at time of programming, but only the specified oscillator is tested by Microchip.

Since the RC and XT oscillators are only rated to 4 MHz, they are only tested on the -04 (4 MHz) devices.

PICmicros rated for 10 MHz or 20 MHz are only tested in HS mode. In Table 30-2 the IPD is grayed out for the HS mode since there is not an IPD test point within the voltage range of the HS oscillator. The value shown is a typical value from characterization.

Battery applications usually require an extended voltage range. Devices marked **LC** have an extended voltage range and have the RC, XT, and LP oscillators tested.

Windowed devices are superset devices and have had the oscillators tested to all the specification ranges of the -04, -20, and LC devices. The temperature range that the device is tested to should be considered commercial, though at a later time they may be tested to industrial or extended temperature levels.

osc	PIC16CXXX-04	PIC16CXXX-10	PIC16CXXX-20	PIC16LCXXX-04	Windowed Devices
RC	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.
хт	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.
	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V		VDD: 4.5V to 5.5V
це	IDD: 13.5 mA typ. at 5.5V	IDD: 10 mA max. at 5.5V	IDD: 20 mA max. at 5.5V	Not recommended for	IDD: 20 mA max. at 5.5V
	IPD: 1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V	use in HS mode	IPD: 1.5 μA typ. at 4.5V
	Freq: 4 MHz max.	Freq: 10 MHz max.	Freq: 20 MHz max.		Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	Not recommended for use in LP mode	VDD: 2.5V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5.0 μA max. at 3.0V Freq: 200 kHz max.	VDD: 2.5V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5.0 μA max. at 3.0V Freq: 200 kHz max.

# Table 30-2: Example Cross Reference of Device Specifications for Oscillator Configurations and Frequencies of Operation (Commercial Devices)

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications.

It is recommended that the user select the device type that ensures the specifications required.

Note:	Devices that are marked with Engineering Sample (ENG SMP) are tested to the cur-
	rent engineering test program at time of the device testing. There is no implied war-
	ranty that these devices have been tested to any or all specifications in the Device
	Data Sheet.

### 30.4 Device Voltage Specifications

These specifications relate to the device VDD and the device power-up and function.

**Supply Voltage** is the voltage level that must be applied to the device for the proper functional operation.

Ram Data Retention Voltage is the level that the device voltage may be at and still retain the data value.

**VDD Start Voltage** to ensure the internal Power-on Reset signal, is the level that VDD must start from to ensure that the POR circuitry will operate properly.

**VDD Rise Rate** to ensure internal Power-on Reset signal, is the minimum slope that VDD must rise at to cause the POR circuitry to trip.

**Brown-out Reset Voltage** is the voltage range where the brown-out circuitry may trip. When the BOR circuitry trips, the device will either be in brown-out reset, or just came out of brown-out reset.

DC CHARACTERISTICS				Standard Operating Conditions (unless otherwise stated)Operating temperature $0^{\circ}C$ $\leq TA \leq +70^{\circ}C$ for commercial and $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial						
		-					-	$40^{\circ}C \le TA \le +125^{\circ}C$ for extended		
Param No.	Symbol	Cha	racteristic	Min	Тур†	Мах	Units	Conditions		
	Vdd	Supply V	Voltage							
D001			PIC16CXXX	4.0	—	6.0	V	XT, RC and LP osc mode		
			PIC16 <b>LC</b> XXX	2.5	—	6.0	V			
D001A			PIC16 <b>C</b> XXX	4.5	—	5.5	V	HS osc mode		
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>		1.5	-	—	V			
D003	Vpor	VDD Start Voltage to ensure internal Power-on Reset signal		—	Vss	_	V	See section on Power-on Reset for details		
D004	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal		0.05	—	_	V/ms	See section on Power-on Reset for details		
	VBOR	Brown-c	out Reset							
D005		Voltage		3.7	4.0	4.3	V	BODEN bit in Configuration Word enabled		
D005A				3.7	4.0	4.4	V	Extended Temperature Range Devices Only		

Table 30-3: Example DC Characteristics

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

### 30.5 Device Current Specifications

**IDD** is the current (I) that the device consumes when the device is in operating mode. This test is taken with all I/O as inputs, either pulled high or low. That is, there are no floating inputs, nor are any pins driving an output (with a load).

**IPD** is the current (I) that the device consumes when the device is in sleep mode (power-down), referred to as power-down current. These tests are taken with all I/O as inputs, either pulled high or low. That is, there are no floating inputs, nor are any pins driving an output (with a load), weak pull-ups are disabled.

A device may have certain features and modules that can operate while the device is in sleep mode. Some on these modules are:

- Watchdog Timer (WDT)
- Brown-out Reset (BOR) circuitry
- Timer1
- · Analog to Digital converter
- LCD module
- Comparators
- Voltage Reference

When all features are disabled, the device will consume the lowest possible current (the leakage current). If any of these features are operating while the device is in sleep, a higher current will occur. The difference between the lowest power mode (everything off) at only that one feature enabled (such as the WDT) is what we call the **Module Differential Current**. If more then one feature is enabled then the expected current can easily be calculated as: the base current (every-thing disabled and in sleep mode) plus all Module Differential Currents (delta currents). Example 30-1 shows an example of calculating the <u>typical currents</u> for a device at 5V, with the WDT and Timer1 oscillator enabled.

#### Example 30-1: IPD Calculations with WDT and Timer1 Oscillator Enabled (@ 5V)

Base Current	14 nA	; Device leakage current	
WDT Delta Current	14 μA	; 14 μA - 14 nA = 14 μA	
Timer1 Delta Current	<u>22 μΑ</u>	; 22 μA - 14 nA = 22 μA	
Total Sleep Current	36 µA	. ,	

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial ar $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial					
							-40°C $\leq$ TA $\leq$ +125°C for extended	
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
D010	IDD	Supply Current <sup>(2,4,5)</sup>	_	2.7 2.0	5 3.8	mA mA	XT, RC osc configuration (PIC16 <b>C</b> XXX- <b>04</b> ) FOSC = 4 MHz, VDD = 5.5V FOSC = 4 MHz, VDD = 3.0V	
D010A			_	22.5	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled	
D010C			_	7.7	5	mA	INTRC osc configuration, Fosc = 4 MHz, VDD = 5.5V	
D013			_	13.5	30	mA	HS osc configuration (PIC16 <b>C</b> XXX- <b>20</b> ) Fosc = 20 MHz, VDD = 5.5V	
	IPD	Power-down Current <sup>(3,5)</sup>						
D020			-	10.5	42	μA	$VDD = 4.0V$ , $WDT$ enabled, $-40^{\circ}C$ to $+85^{\circ}C$	
			-	7.5	30	μΑ	VDD = $3.0V$ , WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$	
			-	1.5	21	μΑ	VDD = $4.0V$ , WDT disabled, $-0^{\circ}C$ to $+70^{\circ}C$	
D021				0.9 1.5	13.5 24	μΑ μΑ	VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 4.0V, WDT disabled, -40°C to +85°C	
D021A D021B				0.9 1.5	18	μA μA	VDD = 3.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +125°C	

#### Table 30-4: Example DC Characteristics

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Not Applicable.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD  $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

DC CHARACTERISTICS				peratin empera	g Conc iture	ditions (unless otherwise stated) $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial, $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial and $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended		
Param No.	Symbol	Characteristic	Min	Тур†	Мах	Units	Conditions	
		Module Differential Current <sup>(5)</sup>						
D022	ΔΙΨΟΤ	Watchdog Timer	_	6.0	20 25	μΑ μΑ	VDD = 4.0V -40°C to +125°C	
D022A	ΔIBOR	Brown-out Reset	_	350	425	μA	BODEN bit is clear, VDD = 5.0V	
D023	ΔΙΟΟΜΡ	Comparator (per Comparator)	_	85	100	μA	VDD = 4.0V	
D023A	$\Delta$ IVREF	Voltage Reference	_	94	300	μA	VDD = 4.0V	
D024	∆ILCDRC	LCD internal RC osc enabled	_	6.0	20	μA	VDD = 3.0V	
D024A	∆ILCDVG	LCD voltage generation	_	TBD	TBD	μA	VDD = 3.0V	
D025	∆IT1OSC	Timer1 oscillator	_	3.1	6.5	μA	VDD = 3.0V	
D026	ΔIAD	A/D Converter	_	1.0	—	μA	A/D on, not converting	
D027	∆ISAD	Slope A/D (Total)	_	165 *	250 *	μA	REFOFF = 0	
D027A	∆ISADVR	Slope A/D Bandgap Voltage Reference	_	20 *	30 *	μA	REFOFF = 0	
D027B	∆ISADCDAC	Slope A/D Programmable Current Source	_	50 *	70 *	μA	ADCON1<7:4> = 1111b	
D027C	∆ISADSREF	Slope A/D Reference Voltage Divider	_	55 *	85 *	μA	ADOFF = 0	
D027D		Slope A/D Comparator	_	40 *	65 *	μA	ADOFF = 0	

#### **Example DC Characteristics** Table 30-5:

Г

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### 30.6 Input Threshold Levels

The **Input Low Voltage** (VIL) is the voltage level that will be read as a logic '0'. An input may not read a '0' at a voltage level above this. All designs should be to the specification since device to device (and to a much lesser extent pin to pin) variations will cause this level to vary.

The **Input High Voltage** (VIH) is the voltage level that will be read as a logic '1'. An input may read a '1' at a voltage level below this. All designs should be to the specification since device to device (and to a much lesser extent pin to pin) variations will cause this level to vary.

The I/O pins with TTL levels are shown with two specifications. One is the industry standard TTL specification, which is specified for the voltage range of 4.5V to 5.5V. The other is a specification that operates over the entire voltage range of the device. The better of these two specifications may be used in the design.

			Standard Operating Conditions (unless otherwise stated)						
			Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial,						
DC CHA	RACTER	ISTICS			-40°	C ≤ TA	$\leq$ +85°C for industrial and		
			Operating	oltaga	-40 rango (	$C \leq IA$	$\leq$ +125 C for extended		
Damana	O week al	<u>Ohannastaniatia</u>		Truct	VDD range a		Canalitiana		
No.	Symbol	Characteristic	IVIIN	турт	wax	Units	Conditions		
	VIL	Input Low Voltage							
		I/O ports:							
D030		with TTL buffer	Vss	_	0.15Vdd	V	For entire VDD range (4)		
D030A			_	_	0.8	V	$4.5V \le VDD \le 5.5V^{(4)}$		
D031		with Schmitt Trigger buffer	Vss	—	0.2Vdd	V	For entire VDD range		
D032		MCLR, OSC1 (RC mode)	Vss	—	0.2Vdd	V			
D033		OSC1	Vss	—	0.3Vdd	V			
		(XI, HS and LP modes)("							
	VIH	Input High Voltage							
		I/O ports:							
D040		with TTL buffer	0.25VDD	—	Vdd	V	For entire VDD range (4)		
D0404			+ 0.8V		1/22				
D040A			2.0	_	VDD	V	$4.5V \leq VDD \leq 5.5V$		
D0/1		with Schmitt Trigger huffer			Voo		For optiro VDD range		
0041			0.6700		VDD		For entire voo range		
D042		MCLR	0.8\/חס		Voo	v			
D042A		0901	0.7\/00		Voo	v			
2072/1		(XT, HS and LP modes) <sup>(1)</sup>	0.7000		100				
D043		OSC1 (RC mode)	0.9Vdd		Vdd	V			
D050	VHYS	Hysteresis of Schmitt Trigger Inputs	TBD			V			

Table 30-6: Example DC Characteristics

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro be driven with an external clock while in RC mode.

2: Not Applicable.

3: Not Applicable.

4: The better of the two specifications may be used. For VIL this would be the higher voltage and for VIH this would be the lower voltage.

30

# 30.7 I/O Current Specifications

The PORT/GIO **Weak Pull-up Current** is the additional current that the device will draw when the weak pull-ups are enabled.

**Leakage Currents** are the currents that the device consumes, since the devices are manufactured in the real world and do not adhere to their ideal characteristics. Ideally there should be no current on an input, but due to the real world there is always some parasitic path that consumes negligible current.

			Standard	Operat	ting Con	ditions (	s (unless otherwise stated)	
	Operating	g tempe	erature	$\leq$ IA $\leq$ +70 C for commercial, $\leq$ TA $\leq$ +85°C for industrial and				
		61165				-40°C	$< TA < +125^{\circ}C$ for extended	
			Operating	g voltag	e VDD ra	inge as	described in DC spec Table 30-3	
Param No.	Symbol	Characteristic	Min	Typ†	Max	Units	Conditions	
	lı∟	Input Leakage Current <sup>(2,3)</sup>						
D060		I/O ports	-	-	±1	μA	$Vss \le VPIN \le VDD,$ Pin at hi-impedance	
D060A		CDAC	_	-	±1	μA	$Vss \le VPIN \le VDD$ , Pin at hi-impedance	
D061		MCLR	_	_	±5	μA	$Vss \le VPIN \le VDD$	
D063			-	_	±5	μA	Vss $\leq$ VPIN $\leq$ VDD, XT, HS and LP osc modes	
	IPU	Weak Pull-up Current						
D070	IPURB	PORTB weak pull-up current	50	250	400	μA	VDD = 5V, VPIN = VSS	
D070A	IPUGIO	GIO weak pull-up current	50	250	400	μA	VDD = 5V, VPIN = VSS	
		Programmable Current Source (Slope A/D devices)					CDAC pin = 0V	
D160		Output Current	18.75	33.75	48.75	μA	ADCON1<7:4> = 1111b (full-scale)	
D160A			1.25	2.25	3.25	μA	ADCON1<7:4> = 0001b (1 LSB)	
D160B			-0.5	0	0.5	μA	ADCON1 < 7:4 > = 0000b	

# Table 30-7: Example DC Characteristics

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro be driven with an external clock while in RC mode.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

### 30.8 Output Drive Levels

The **Output Low Voltage** (VoL) of an I/O pin depends on the external connections to that I/O. If an I/O pin is shorted to VDD, no matter the drive capability of the I/O pin, a low level would not be reached (and the device would consume excessive drive current). The VoL is the output voltage that the I/O pin will drive, given the I/O does not need to sink more then the IoL current (at the specified device voltage) as specified in the conditions portion of the specification.

The **Output High Voltage** (VOH) of an I/O pin depends on the external connections to that I/O. If an I/O pin is shorted to Vss, no matter the drive capability of the I/O pin, a high level would not be reached (and the device would consume excessive drive current). The VOH is the output voltage that the I/O pin will drive, given the I/O does not need to source more then the IOH current (at the specified device voltage) as specified in the conditions portion of the specification.

DC CH	ARACTER	ISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial, $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extendedOperating unless V/December 2002Approximation of the second state of the second stat					
Param No.	Symbol	Characteristic	Min	Typ†	Max	Units	Conditions	
D080	Vol	Output Low Voltage I/O ports	_	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C	
D080A			-	_	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C	
D083		OSC2/CLKOUT (RC mode)	-	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C	
D083A			_	_	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C	
	Voн	Output High Voltage <sup>(3)</sup>						
D090		I/O ports	Vdd - 0.7	_	_	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С	
D090A			Vdd - 0.7	_	_	V	IOH = -2.5 mA, VDD = 4.5V, -40°С to +125°С	
D092		OSC2/CLKOUT (RC mode)	Vdd - 0.7	_	_	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C	
D092A			Vdd - 0.7	_	_	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С	
D150	Vod	Open-drain High Voltage	_	_	12	V	RA4 pin	
		Programmable Current Source						
D170	VPCS	Output Voltage Range	Vss	—	Vdd - 1.4	V	CDAC pin	
D171	SNPCS	Output Voltage Sensitivity	- 0.1	-0.01	_	%/V	$Vss \leq Vcdac \leq Vdd - 1.4$	
D180	Vbgr	Bandgap Reference Output Voltage Range	1.14	1.19	1.24	V	on AN0 pin when AMUXOE =1 and ADCS3:ADSC0 = 0100b	

Table 30-8: Example DC Characteristics

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

### 30.9 I/O Capacitive Loading

These specifications indicate the conditions that the I/O pins have on them from the device tester. These loadings effect the specifications for the timing specifications. If the loading in you application are different, then you will need to determine how this will effect the characteristic of the device in your system. Capacitances less then these specifications should not have effects on a system.

Table 30-9:	Example DC	Characteristics
	Example DO	onunuotoriotioo

				d Oper	ating Co	onditions	s (unless otherwise stated)
			Operati	ng temp	perature	0°C	$\leq$ TA $\leq$ +70°C for commercial
<b>DC CHARACTERISTICS</b> $-40^{\circ}C \le TA \le 10^{\circ}$					$C \leq TA \leq +85^{\circ}C$ for industrial and		
						-40°(	$C \leq TA \leq +125^{\circ}C$ for extended
			Operati	ng volta	ge VDD	range a	s described in DC spec Table 30-3.
Param	Symbol	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
		Capacitive Loading Specs on Output Pins					
D100	Cosc2	OSC2 pin	_	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.
D101	Сю	All I/O pins and OSC2 (in RC mode)	-	_	50	pF	To meet the Timing Specifications of the Device
D102	Св	SCL, SDA	—	—	400	pF	In I <sup>2</sup> C mode

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

# 30.10 Data EEPROM / Flash

			Standard Operating Conditions (unless otherwise stated)							
			Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial,							
DC CHARACTERISTICS					-4(	)°C ≤T	$A \le +85^{\circ}C$ for industrial and			
					-4(	)°C ≤T	$A \le +125^{\circ}C$ for extended			
			Operating	n voltage V	'DD range	as des	scribed in DC spec Table 30-3.			
Damana				g renage i	ge					
Param	Symbol	Characteristic	Min	Typ†	Max	Units	Conditions			
NO.	-									
		Data EEPROM Memory								
D120	ED	Endurance	1M	10M	—	E/W	25°C at 5V			
D121	Vdrw	VDD for read/write	VMIN	—	6.0	V	VMIN = Minimum operating			
							voltage			
D122	TDEW	Erase/Write cycle time	_	—	10	ms				
		Program Flash Memory								
D130	Eр	Endurance	100	1000	—	E/W				
D131	Vpr	VDD for read	VMIN	—	6.0	V	VMIN = Minimum operating			
							voltage			
D132	VPEW	VDD for erase/write	4.5	—	5.5	V				
D133	TPEW	Erase/Write cycle time	_	—	10	ms				

 Table 30-10:
 Example Data EEPROM / Flash Characteristics

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# 30.11 LCD

#### Table 30-11: Example LCD Module Electrical Characteristics

DC CHARACTERISTICS			Standard Opera Operating tempo Operating voltag	ting Co erature ge VDD	nditions (unles 0°C ≤ TA -40°C ≤ TA -40°C ≤ TA range as desc	s other ≤ +70°( ≤ +85°( ≤ +125 ribed in	wise stated) C for commercial, C for industrial and °C for extended DC spec Table 30-3.
Param No.	Symbol	Characteristic	Min	Тур†	Мах	Units	Conditions
D200	VLCD3	LCD Voltage on pin VLCD3	Vdd - 0.3	_	Vss + 7.0	V	
D201	VLCD2	LCD Voltage on pin VLCD2		_	VLCD3	V	
D202	VLCD1	LCD Voltage on pin VLCD1	_	_	Vdd	V	
D210	Rсом	Com Output Source Impedance	_	_	1k	Ω	COM outputs
D211	RSEG	Seg Output Source Impedance	_	_	10k	Ω	SEG outputs
D220	Vон	Output High Voltage	Max (VLCDN) - 0.1	_	Max (VLCDN)	V	COM outputs IOH = 25 $\mu$ A SEG outputs IOH = 3 $\mu$ A
D221	Vol	Output Low Voltage	Min (VLCDN)	_	Min (VLCDN) + 0.1	V	COM outputs IOL = $25 \mu A$ SEG outputs IOL = $3 \mu A$

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: 0 ohm source impedance at VLCD.

#### Table 30-12: Example VLCD Charge Pump Electrical Characteristics

DC CHARACTERISTICS Operating voltage VDD ra Table 30-3.					tions (unle )°C ≤ T 40°C ≤ T 40°C ≤ T ge as des	ess otherv $A \le +70^{\circ}C$ $A \le +85^{\circ}C$ $A \le +125^{\circ}$ scribed in	vise stated) C for commercial, C for industrial and C for extended DC spec
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
D250	Ivadj	VLCDADJ Regulated Current Output	—	10	—	μA	
D251	lvr	VLCDADJ Current Consumption	_	—	20	μA	
D252	$\frac{\Delta \text{IVADJ}}{\Delta \text{VDD}}$	VLCDADJ Current VDD Rejection	_	—	0.1/1	μA/V	
D253	$\frac{\Delta \text{ IVADJ}}{\Delta \text{ T}}$	VLCDADJ Current Variation With Tem- perature	_	—	0.1/70	μA/°C	
D260 <sup>(1)</sup>	Rvadj	VLCDADJ External Resistor	100	—	230	kΩ	
D265	Vvadj	VLCDADJ Voltage Limits	1.0	_	2.3	V	
D271 <sup>(1)</sup>	CECPC	External Charge Pump Capacitance	_	0.5	_	μF	

Note 1: For design guidance only.

# 30.12 Comparators and Voltage Reference

DC CHARACTERISTICS Operating voltage				ing Condi trature e VDD rar	itions (u 0°C ≤ -40°C ≤ -40°C ≤ nge as d	nless otherw TA ≤ +70°C TA ≤ +85°C TA ≤ +125°C escribed in D	ise state for comr for indus for exte OC spec	d) nercial, strial and ended Table 30-3.
Param No.	Symbol	Characteri	Min	Тур	Мах	Units	Comments	
D300	VIOFF	Input offset voltage		_	± 5.0	± 10	mV	
D301	VICM	Input common mode	/oltage	0	—	Vdd - 1.5	V	
D302	CMRR	Common Mode Rejec	tion Ratio	35	70	_	db	
300	TRESP	Response Time <sup>(1)</sup>	PIC16 <b>C</b> XXX	_	150	400	ns	
300A			PIC16LCXXX	—	210	600	ns	
301	TMC20V	Comparator Mode Change to Output Valid		_	-	10	μs	

#### Table 30-13: Example Comparator Characteristics

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VDD.

Table 30-14: Example Voltage R	Reference Characteristics
--------------------------------	---------------------------

DC CH	ARACTER	ISTICS	Standard O Operating to Operating v	perating ( emperatu oltage Vc	Conditions (ur re 0°C ≤ -40°C ≤ -40°C ≤ D range as de	nless othe TA $\leq$ +70 TA $\leq$ +85 TA $\leq$ +12 escribed	erwise stated) I°C for commercial, I°C for industrial and IS°C for extended in DC spec Table 30-3.
Param No.	Symbol	Characteristics	Min Typ Max Units Comments				
D310	VRES	Resolution	VDD/32	—	Vdd/24	V	
D311	VRAA	Absolute Accuracy	_	_	1/4 1/2	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)
D312	VRur	Unit Resistor Value (R)	—	2k	—	Ω	
310	TSET	Settling Time <sup>(1)</sup>	—	_	10	μs	

Note 1: Settling time measured while VRR = 1 and VR3:VR0 transitions from 0000 to 1111.

30

# 30.13 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS			(I <sup>2</sup> C specifications only)
2. Tpp\$	3	4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowercase letters (pp) and their meanings:			
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	<u>CS</u>	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperc	case letters and their meanings:	_	
S			
F	Fall	Р	Period
н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C onl	у		
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st	(I <sup>2</sup> C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

Figure 30-1: Example Load Conditions



# 30.14 Example External Clock Timing Waveforms and Requirements



Param. No.	Symbol	Characteristic	Min	Тур†	Max	Units	Con	ditions
1A	Fosc	External CLKIN	DC		4	MHz	XT and RC osc	PIC16CXXX-04
		Frequency <sup>(1)</sup>						PIC16LCXXX-04
			DC	—	10	MHz	HS osc	PIC16 <b>C</b> XXX-10
			DC	—	20	MHz		PIC16 <b>C</b> XXX-20
			DC	_	200	kHz	LP osc	PIC16LCXXX-04
		Oscillator Frequency <sup>(1)</sup>	DC		4	MHz	RC osc	PIC16CXXX-04
								PIC16LCXXX-04
			0.1	—	4	MHz	XT osc	PIC16 <b>C</b> XXX- <b>04</b>
								PIC16LCXXX-04
			4	—	10	MHz	HS osc	PIC16CXXX-10
			4	—	20	MHz		PIC16CXXX-20
			5	—	200	kHz	LP osc mode	PIC16LCXXX-04
1	Tosc	External CLKIN Period <sup>(1)</sup>	250	_	—	ns	XT and RC osc	PIC16CXXX-04
								PIC16LCXXX-04
			100	_	—	ns	HS osc	PIC16CXXX-10
			50	—	—	ns		PIC16CXXX-20
			5	_	—	μs	LP osc	PIC16LCXXX-04
		Oscillator Period <sup>(1)</sup>	250		—	ns	RC osc	PIC16CXXX-04
								PIC16LCXXX-04
			250	_	10,000	ns	XT osc	PIC16CXXX-04
								PIC16LCXXX-04
			100	—	250	ns	HS osc	PIC16CXXX-10
			50	—	250	ns		PIC16 <b>C</b> XXX-20
			5		—	μs	LP osc	PIC16LCXXX-04
2	Тсү	Instruction Cycle Time <sup>(1)</sup>	200	_	DC	ns	TCY = 4/FOSC	
3	TosL,	External Clock in (OSC1)	50	—	—	ns	XT osc	PIC16CXXX-04
	TosH	High or Low Time	60	_	—	ns	XT osc	PIC16LCXXX-04
			2.5	—	—	μs	LP osc	PIC16LCXXX-04
			15		—	ns	HS osc	PIC16CXXX-20
4	TosR,	External Clock in (OSC1)	—		25	ns	XT osc	PIC16CXXX-04
	TosF	Rise or Fall Time		—	50	ns	LP osc	PIC16LCXXX-04
					15	ns	HS osc	PIC16CXXX-20

 Table 30-15:
 Example External Clock Timing Requirements

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.



Param. No.	Symbol	Characteristic		Min	Тур†	Мах	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓		_	75	200	ns	(1)
11	TosH2ckH	OSC1 <sup>↑</sup> to CLKOUT <sup>↑</sup>		—	75	200	ns	(1)
12	TckR	CLKOUT rise time		—	35	100	ns	(1)
13	TckF	CLKOUT fall time		—	35	100	ns	(1)
14	TckL2ioV	CLKOUT $\downarrow$ to Port out v	valid	—	—	0.5TCY +	ns	(1)
15	TioV2ckH	Port in valid before CLKOUT ↑		0.25Tcy + 25	_		ns	(1)
16	TckH2iol	Port in hold after CLKOUT ↑		0	_	_	ns	(1)
17	TosH2ioV	OSC1 <sup>↑</sup> (Q1 cycle) to P	ort out valid	—	50	150	ns	
18	TosH2iol	OSC1 <sup>↑</sup> (Q2 cycle) to	PIC16CXXX	100	_	_	ns	
18A		Port input invalid (I/O in hold time)	PIC16 <b>LC</b> XXX	200	—		ns	
19	TioV2osH	Port input valid to OSC (I/O in setup time)	1↑	0		_	ns	
20	TioR	Port output rise time	PIC16CXXX	—	10	25	ns	
20A			PIC16LCXXX	—	_	60	ns	
21	TioF	Port output fall time	PIC16CXXX	—	10	25	ns	
21A			PIC16LCXXX	—	_	60	ns	
22††	Tinp	INT pin high or low time	)	Тсү	—		ns	
23††	Trbp	RB7:RB4 change INT h	high or low time	Тсү			ns	

Table 30-16:	Example CLKOUT a	and I/O Timing Requirements
--------------	------------------	-----------------------------

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

20

††These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

RC7:RC4 change INT high or low time

24††

Trcp

ns

# 30.15 Example Power-up and Reset Timing Waveforms and Requirements



Figure 30-4: Example Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer Timing Waveforms



 Table 30-17:
 Example Reset, Watchdog Timer, Oscillator Start-up Timer, Brown-out Reset, and Power-up Timer Requirements

Param. No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	—	_	μs	VDD = 5V, -40°C to +125°C
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	_	Tosc = OSC1 period
33	Tpwrt	Power up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	—	—	μs	$VDD \le BVDD$ (See D005)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# 30.16 Example Timer0 and Timer1 Timing Waveforms and Requirements



Table 30-18:	Example Timer0 and Timer1 External Clock Requirements

Param No.	Symbol		Characteristic		Min	Тур †	Max	Units	Conditions	
40	Tt0H	T0CKI Hig	h Pulse Width	No Prescaler	0.5Tcy + 20	_		ns		
				With Prescaler	10	_	_	ns		
41	Tt0L	T0CKI Lov	v Pulse Width	No Prescaler	0.5TCY + 20	—	—	ns		
				With Prescaler	10	—	—	ns		
42	Tt0P	T0CKI Period			Greater of: 20 μs or <u>Tcy +</u> <u>40</u> Ν	_		ns	N = prescale value (1, 2, 4,, 256)	
45	Tt1H	T1CKI	Synchronous, n	o prescaler	0.5Tcy + 20	—	_	ns		
		High	Synchronous,	PIC16CXXX	15	—	_	ns		
		Time	Time	with prescaler	PIC16LCXXX	25	—	_	ns	
			Asynchronous	PIC16CXXX	30	_		ns		
				PIC16LCXXX	50	—	—	ns		
46	Tt1L	T1CKI	Synchronous, n	o prescaler	0.5TCY + 20	—	—	ns		
		Low Time	Synchronous,	PIC16 <b>C</b> XXX	15	—	—	ns		
			with prescaler	PIC16LCXXX	25	—	—	ns		
			Asynchronous	PIC16 <b>C</b> XXX	2Tcy	_	—	ns		
				PIC16LCXXX						
47	Tt1P	T1CKI input period	Synchronous		Greater of: 20 μs or <u>Tcy +</u> <u>40</u> Ν			ns	N = prescale value (1, 2, 4, 8)	
			Asynchronous		Greater of: 20µs or 4Tcy		_	ns		
	Ft1	Timer1 osci (oscillator e	lator input frequency range nabled by setting the T1OSCEN bit)		DC	_	200	kHz		
48	Tcke2tmr I	Delay from increment	external clock e	edge to timer	2Tosc	-	7Tosc	-		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### 30.17 **Example CCP Timing Waveforms and Requirements**

.



Table 30-19:	Example Capture	/Compare/PWM	Requirements
--------------	-----------------	--------------	--------------

Param. No.	Symbol	CI	naracteristi	C	Min	Тур†	Max	Units	Conditions
50	TccL	CCPx input	No Presca	ler	0.5TCY + 20	—	—	ns	
		low time	With	PIC16 <b>C</b> XXX	10	_	_	ns	
			Prescaler	PIC16LCXXX	20	_		ns	
51	TccH	H CCPx input No Presc		ler	0.5TCY + 20	_		ns	
	high time	With	PIC16 <b>C</b> XXX	10	_		ns		
			Prescaler	PIC16LCXXX	20	_		ns	
52	TccP	CCPx input peri	CCPx input period		<u>3Tcy + 40</u> N	_	—	ns	N = prescale value (1,4 or 16)
53	TccR	CCPx output fal	time	PIC16 <b>C</b> XXX		10	25	ns	
		PIC16		PIC16LCXXX	—	25	45	ns	
54	TccF	CCPx output fall time		PIC16CXXX		10	25	ns	
				PIC16LCXXX	—	25	45	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# 30.18 Example Parallel Slave Port (PSP) Timing Waveforms and Requirements



 Table 30-20:
 Example Parallel Slave Port Requirements

Param. No.	Symbol	Characteristic			Тур†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before $\overline{WR}\uparrow$ or $\overline{CS}\uparrow$ (setup time)		20	_	—	ns	
63	TwrH2dtl	$\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ to data–in invalid	PIC16CXXX	20	_	—	ns	
		(hold time)	PIC16LCXXX	35	—	—	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid		—	—	80	ns	
65	TrdH2dtl	$\overline{RD}^{\uparrow}$ or $\overline{CS}^{\downarrow}$ to data–out invalid		10	—	30	ns	
66	TibfINH	Inhibit of the IBF flag bit being c $\overline{\rm WR}\uparrow$ or $\overline{\rm CS}\uparrow$	eared from		—	3Tcy§		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

# 30.19 Example SSP and Master SSP SPI Mode Timing Waveforms and Requirements



Table 30-21:	Example SPI Mode Re	quirements (M	Master Mode,	CKE = 0)
--------------	---------------------	---------------	--------------	----------

Param. No.	Symbol	Characteristic		Min	Тур†	Мах	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input		Тсү	—		ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	—	—	ns	
71A		(slave mode)	Single Byte	40	—	—	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	—	—	ns	
72A		(slave mode)	Single Byte	40	—	_	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	_		ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	_		ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data input	t to SCK edge	100	_	_	ns	
75	TdoR	SDO data output rise time	PIC16CXXX	—	10	25	ns	
			PIC16LCXXX	—	20	45	ns	
76	TdoF	SDO data output fall time		—	10	25	ns	
78	TscR	SCK output rise time	PIC16CXXX	—	10	25	ns	
		(master mode)	PIC16LCXXX	—	20	45	ns	
79	TscF	SCK output fall time (master mode)		—	10	25	ns	
80	TscH2doV,	SDO data output valid	PIC16CXXX		—	50	ns	
	TscL2doV	after SCK edge	PIC16LCXXX		—	100	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.



Figure 30-10: Example SPI Master Mode Timing (CKE = 1)

Table 30-22:	Example SPI Mode Requirements (Master Mode, CKE = 1)
Table 30-22:	Example SPI Mode Requirements (Master Mode, CKE =

Param. No.	Symbol	Characteristic		Min	Тур†	Мах	Units	Conditions
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	—	_	ns	
71A		(slave mode)	Single Byte	40	—	—	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	—		ns	
72A		(slave mode)	Single Byte	40	—	_	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data in edge	put to SCK	100	_	—	ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	_		ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	_	—	ns	
75	TdoR	SDO data output rise	PIC16CXXX		10	25	ns	
		time	PIC16LCXXX		20	45	ns	
76	TdoF	SDO data output fall time			10	25	ns	
78	TscR	SCK output rise time	PIC16CXXX		10	25	ns	
		(master mode)	PIC16LCXXX		20	45	ns	
79	TscF	SCK output fall time (master mode)		_	10	25	ns	
80	TscH2doV,	SDO data output valid	PIC16CXXX	_		50	ns	
	TscL2doV	after SCK edge	PIC16LCXXX		_	100	ns	
81	TdoV2scH, TdoV2scL	SDO data output setup to	SCK edge	Тсү	-		ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.



Damana	I							
Param. No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
70	TssL2scH,	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ inp	ut	Тсү	-	-	ns	
74	TSSLZSCL			4.057.00				
71	ISCH	SCK input nigh time	Continuous	1.25TCY + 30			ns	
71A		(slave mode)	Single Byte	40	—	—	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	—	—	ns	
72A		(slave mode)	Single Byte	40		—	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	-	—	ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	-	_	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	-	-	ns	
75	TdoR	SDO data output rise time	PIC16CXXX	_	10	25	ns	
			PIC16LCXXX		20	45	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-imp	edance	10	_	50	ns	
78	TscR	SCK output rise time	PIC16CXXX		10	25	ns	
		(master mode)	PIC16LCXXX		20	45	ns	
79	TscF	SCK output fall time (master mode)			10	25	ns	
80	TscH2doV,	SDO data output valid PIC16CXXX		_		50	ns	
	TscL2doV	after SCK edge	PIC16LCXXX		_	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	•	1.5Tcy + 40	—	_	ns	

Table 30-23.	Example SPI Mode Red	uirements (Slave	Mode Timina	(CKE - 0)
	Example or invoue req	unements (Slave	woue mining	(CRE = 0)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

Electrical Specifications



### Figure 30-12: Example SPI Slave Mode Timing (CKE = 1)

### Table 30-24: Example SPI Slave Mode Mode Requirements (CKE = 1)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ ir	nput	Тсү	_		ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	—		ns	
71A		(slave mode)	Single Byte	40	—		ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	—		ns	
72A		(slave mode)	Single Byte	40	—		ns	Note 1
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40			ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data inp	out to SCK edge	100	—	—	ns	
75	TdoR	SDO data output rise	PIC16CXXX	_	10	25	ns	
		time	PIC16LCXXX		20	45	ns	
76	TdoF	SDO data output fall time		—	10	25	ns	
77	TssH2doZ	SS <sup>↑</sup> to SDO output hi-im	pedance	10	—	50	ns	
78	TscR	SCK output rise time	PIC16CXXX	_	10	25	ns	
		(master mode)	PIC16LCXXX	_	20	45	ns	
79	TscF	SCK output fall time (ma	ster mode)	_	10	25	ns	
80	TscH2doV,	SDO data output valid	PIC16CXXX	_	—	50	ns	
	TscL2doV	after SCK edge	PIC16LCXXX		—	100	ns	
82	TssL2doV	SDO data output valid	PIC16 <b>C</b> XXX	_	—	50	ns	
		after $\overline{SS}\downarrow$ edge	PIC16LCXXX		—	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	_	_	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

# 30.20 Example SSP I<sup>2</sup>C Mode Timing Waveforms and Requirements



Table 30-25:	Example SSP I <sup>2</sup> C Bus Start/Stop Bits Requirements
--------------	---

Param. No.	Symbol	Charact	eristic	Min	Тур	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	4700	—	—	ns	Only relevant for repeated
		Setup time	400 kHz mode	600	—	—		START condition
91	THD:STA	START condition	100 kHz mode	4000	—	—	ns	After this period the first
		Hold time	400 kHz mode	600	—	—		clock pulse is generated
92	Tsu:sto	STOP condition	100 kHz mode	4700	—	—	ns	
		Setup time	400 kHz mode	600	—	—		
93	THD:STO	STOP condition	100 kHz mode	4000	_	_	ns	
		Hold time	400 kHz mode	600	_	_		



Param. No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
100	Thigh	Clock high time	100 kHz mode	4.0	—	μs	PIC16CXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μs	PIC16CXXX must operate at a minimum of 10 MHz
			SSP Module	1.5TCY			
101	TLOW	Clock low time	100 kHz mode	4.7	—	μs	PIC16CXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μs	PIC16CXXX must operate at a minimum of 10 MHz
			SSP Module	1.5TCY			
102	TR	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall	100 kHz mode	—	300	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
90	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6		μs	START condition
91	THD:STA	START condition	100 kHz mode	4.0	—	μs	After this period the first
		hold time	400 kHz mode	0.6	—	μs	clock pulse is generated
106	THD:DAT	Data input hold	100 kHz mode	0	—	ns	-
		time	400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup	100 kHz mode	250		ns	Note 2
		time	400 kHz mode	100	—	ns	
92	TSU:STO	STOP condition	100 kHz mode	4.7	—	μs	-
		setup time	400 kHz mode	0.6	—	μs	
109	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	Note 1
	_	CIOCK	400 kHz mode			ns	
110	TBUF	Bus free time	100 kHz mode	4.7		μs	Time the bus must be free
			400 kHz mode	1.3		μs	can start
D102	Cb	Bus capacitive load	ing	—	400	pF	

## Table 30-26: Example SSP I<sup>2</sup>C Bus Data Requirements

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.

TR max. + tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C bus specification) before the SCL line is released.

# 30.21 Example Master SSP I<sup>2</sup>C Mode Timing Waveforms and Requirements



Table 30-27: Example Master SSP I<sup>2</sup>C Bus Start/Stop Bits Requirements

Param. No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1) §	—	—		Only relevant for repeated START condition
		Setup time	400 kHz mode	2(Tosc)(BRG + 1) §	—	—	ns	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1) §	—	_		
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1) §	—	_		After this period the first clock pulse is generated
		Hold time	400 kHz mode	2(Tosc)(BRG + 1) §	—	—	ns	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1) §	—	—		
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1) §	—	—		
		Setup time	400 kHz mode	2(Tosc)(BRG + 1) §	—	—	ns	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1) §	—	—		
93	THD:STO	STOP condition	100 kHz mode	2(Tosc)(BRG + 1) §	—	—		
		Hold time	400 kHz mode	2(Tosc)(BRG + 1) §	—	—	ns	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1) §	—	—	1	

§ This specification ensured by design. For the value required by the I<sup>2</sup>C specification, please refer to Figure A-11 of the "Appendix."

Maximum pin capacitance = 10 pF for all  $I^2C$  pins.



Table 30-28:	Example Master SSP I <sup>2</sup> C Bus Data Requirements

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
100	THIGH	Clock high time	100 kHz mode	2(Tosc)(BRG + 1) §		ms	
			400 kHz mode	2(Tosc)(BRG + 1) §	_	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1) §	—	ms	
101	TLOW	Clock low time	100 kHz mode	2(Tosc)(BRG + 1) §	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1) §	—	ms	
			1 MHz mode (1)	2(Tosc)(BRG + 1) §	_	ms	
102	TR	SDA and SCL	100 kHz mode	—	1000	ns	Cb is specified to be from
		rise time	400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	—	300	ns	
103	TF	SDA and SCL	100 kHz mode	—	300	ns	Cb is specified to be from
		fall time	400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	—	100	ns	
90	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1) §	—	ms	Only relevant for repeated
		setup time	400 kHz mode	2(Tosc)(BRG + 1) §	—	ms	START condition
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1) §	—	ms	
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1) §	—	ms	After this period the first
		hold time	400 kHz mode	2(Tosc)(BRG + 1) §	—	ms	clock pulse is generated
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1) §	—	ms	
106	THD:DAT	Data input	100 kHz mode	0	—	ns	
		hold time	400 kHz mode	0	0.9	ms	
			1 MHz mode <sup>(1)</sup>	TBD	—	ns	
107	TSU:DAT	Data input	100 kHz mode	250	—	ns	Note 2
		setup time	400 kHz mode	100	—	ns	
			1 MHz mode <sup>(1)</sup>	TBD	—	ns	
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1) §	_	ms	
		setup time	400 kHz mode	2(Tosc)(BRG + 1) §	—	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1) §	—	ms	
109	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	
		clock	400 kHz mode	—	1000	ns	
			1 MHz mode <sup>(1)</sup>	—	—	ns	
110	TBUF	Bus free time	100 kHz mode	4.7 ‡	_	ms	Time the bus must be free
			400 kHz mode	1.3 ‡	—	ms	before a new transmis-
			1 MHz mode (1)	TBD	—	ms	sion can start
D102 ‡	Cb	Bus capacitive load	ling	—	400	pF	

§ This specification ensured by design. For the value required by the I<sup>2</sup>C specification, please refer to Figure A-11 of the "Appendix."

‡ These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Maximum pin capacitance = 10 pF for all  $I^2C$  pins.

2: A fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but parameter 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. Parameter 102.+ parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz-mode) before the SCL line is released.

Specifications

Electrical

# 30.22 Example USART/SCI Timing Waveforms and Requirements





Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER &						
		SLAVE)	PIC16CXXX	_	—	80	ns	
		Clock high to data out valid	PIC16LCXXX		—	100	ns	
121	Tckrf	Clock out rise time and fall time	PIC16CXXX			45	ns	
		(Master Mode)	PIC16LCXXX			50	ns	
122	Tdtrf	Data out rise time and fall time	PIC16CXXX			45	ns	
			PIC16LCXXX		—	50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# **Section 30. Electrical Specifications**

### Figure 30-18: Example USART Synchronous Receive (Master/Slave) Timing Waveforms



### Table 30-2: Example USART Synchronous Receive Requirements

Param. No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckl	SYNC RCV (MASTER & SLAVE)					
		Data hold before CK $\downarrow$ (DT hold time)	15	—	—	ns	
126	TckL2dtl	Data hold after CK $\downarrow$ (DT hold time)	15	_	_	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# 30.23 Example 8-bit A/D Timing Waveforms and Requirements

Param No.	Symbol	Characteristi	c	Min	Тур†	Max	Units	Conditions
A01	NR	Resolution		_		8-bits	bit	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A02	EABS	Total Absolute	error	_	_	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A03	EIL	Integral lineari	ty error	_	—	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A04	Edl	Differential line	earity error	_		<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A05	Efs	Full scale erro	r	—	—	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A06	EOFF	Offset error			—	<±1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A10		Monotonicity		—	guaran- teed	—	—	$VSS \leq VAIN \leq VREF$
A20	Vref	Reference vol	tage	3.0V	_	Vdd + 0.3	V	
A25	VAIN	Analog input v	oltage	Vss - 0.3	_	Vref + 0.3	V	
A30	ZAIN	Recommende of analog voltage	d impedance e source	—	—	10.0	kΩ	
A40	IAD	A/D	PIC16 <b>C</b> XXX	_	180	—	μΑ	Average current con-
		conversion current (VDD)	PIC16 <b>LC</b> XXX	_	90	_	μA	sumption when A/D is on <sup>(Note 1)</sup>
A50	IREF	VREF input cu	rrent (Note 2)	10	_	1000	μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD See the <b>"8-bit A/D Con-</b> <b>verter</b> " section During A/D Conversion
				_	_	10	μA	verter" section During A/D Conv cycle

## Table 30-30: Example 8-bit A/D Converter Characteristics

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module. VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.



## Figure 30-19: Example 8-bit A/D Conversion Timing Waveforms

Table 30-31: Example 8-bit A/D Conversion Requirement
---

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	PIC16 <b>C</b> XXX	1.6	—	—	μs	Tosc based, VREF ≥ 3.0V
			PIC16LCXXX	2.0	—	—	μs	TOSC based, VREF full range
			PIC16 <b>C</b> XXX	2.0	4.0	6.0	μs	A/D RC Mode
			PIC16LCXXX	3.0	6.0	9.0	μs	A/D RC Mode
131	TCNV	Conversion time (not including S/ł	H time) (Note 1)	11	—	11	TAD	
132	TACQ	Acquisition time		Note 2	20	—	μs	
				5	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D clock s	start	_	2Tosc §	_	_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
136	Тамр	Amplifier settling	time (Note 2)	1	_	_	μs	This may be used if the "new" input voltage has not changed by more than 1LSb (i.e. 5 mV @ 5.12V) from the last sampled volt- age (as stated on CHOLD).
135	Tswc	Switching Time f convert $\rightarrow$ samp	rom e	1 §	—	1 §	TAD	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

See the "8-bit A/D Converter" section for minimum requirements.

# 30.24 Example 10-bit A/D Timing Waveforms and Requirements

Param No.	Symbol	Characteristic	C	Min	Тур†	Max	Units	Conditions
A01	NR	Resolution		—	—	10	bit	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A02	EABS	Absolute error		_	_	<±1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A03	EIL	Integral lineari	ty error	—	_	<±1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A04	Edl	Differential line	earity error	_	_	<±1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A05	Efs	Full scale erro	r	—	_	<±1	LSb	$\begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A06	EOFF	Offset error		—	_	<±1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A10	_	Monotonicity		_	guaran- teed	_	—	$VSS \leq VAIN \leq VREF$
A20	Vref	Reference volt	age	0V		—	V	For no latch-up
A20A		(Vrefh - Vref	L)	3V	—	—	V	For 10-bit resolution
A21	Vrefh	Reference volt	age High	AVss	—	AVDD + 0.3V	V	
A22	Vrefl	Reference volt	age Low	AVss - 0.3V	_	AVDD	V	
A25	VAIN	Analog input v	oltage	AVss - 0.3V	_	VREF + 0.3V	V	
A30	Zain	Recommended analog voltage s	impedance of source	—	—	10.0	kΩ	
A40	IAD	A/D conversion	PIC16 <b>C</b> XXX	_	180	—	μΑ	Average current con-
		current (VDD)	PIC16LCXXX	_	90	_	μA	sumption when A/D is on. (Note 1)
A50	IREF	VREF input cur	rent (Note 2)	10	_	1000	μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD see the <b>"10-bit</b> <b>A/D Converter</b> " section. During A/D conversion
								cycle

† Data in "Typ" column is at 5V, 25∞C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

VREF current is from RG0 and RG1 pins or AVDD and AVSS pins, whichever is selected as reference input.

# **Section 30. Electrical Specifications**



#### Figure 30-20: Example 10-bit A/D Conversion Timing Waveforms

Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

2: This is a minimal RC delay (typically 100 nS), which also disconnects the holding capacitor from the analog input.

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	PIC16CXXX	1.6	—	—	μs	Tosc based, VREF $\geq$ 3.0V
			PIC16LCXXX	3.0	—	—	μs	TOSC based, VREF full range
			PIC16CXXX	2.0	4.0	6.0	μs	A/D RC Mode
			PIC16LCXXX	3.0	6.0	9.0	μs	A/D RC Mode
131	TCNV	Conversion time (not including acquisition time) (Note 1)		11 §	_	12 §	TAD	
132	TACQ	Acquisition time (Note 3)		15 10	_	_	μs μs	-40°C ≤ Temp ≤ 125°C 0°C ≤ Temp ≤ 125°C
136	Тамр	Amplifier settling time (Note 2)		1	_	_	μs	This may be used if the "new" input voltage has not changed by more than 1LSb (i.e. 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
135	Tswc	Switching Time from convert $\rightarrow$ sample			_	Note 4		

Table 30-33	Example	10-bit A	D Conversion	Requirements
Table 30-33.	LAINPIC		D Conversion	Requirements

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

2: See the "10-bit A/D Converter" section for minimum conditions when input voltage has changed more than 1 LSb.

3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (AVDD to AVSS, or AVSS to AVDD). The source impedance (*Rs*) on the input channels is 50 Ω.

4: On the next Q4 cycle of the device clock

30



# 30.25 Example Slope A/D Timing Waveforms and Requirements

Standard Operating Conditions (unless otherwise stated)

DC CHARACTERISTICS			Operating temperature 0°C -40° -40°				$^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial, $10^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and $10^{\circ}C \leq TA \leq +125^{\circ}C$ for extended		
			Operating voltage VDD range as described in DC spec Table 30-3.						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
A100	VAIN	Slope A/D Comparator Analog Input Voltage Range	Vss	_	Vdd -1.4	V			
A101		Input Offset Voltage	-10	2	10	mV	Measured over common-mode range		
A102	Gdv	Differential Voltage Gain (Note 1)	—	100	—	dB			
A103	CMRR	Common Mode Rejection Ratio (Note 1)	-	80	_	dB	VDD = 5V, TA = 25°C, over common-mode range		
A104	RRadc	Power Supply Rejection Ratio (Note 1)	-	70	_	dB	TA = $25^{\circ}$ C, VDDmin $\leq$ VDD $\leq$ VDDmax		
	TSET	Turn-on Settling Time							
140		Band Gap Reference (to < 0.1% (Note 1)	_	1	10	ms	REFOFF bit in SLPCON register $1 \rightarrow 0$		
141		Programmable Current Source (to < 0.1%)	_	1	10	ms	Bias generator (reference) turn-on time (REFOFF $1 \rightarrow 0$ ) (reference start-up) (Note 1)		
141A			_	1	10	μs	REFOFF = 0 (constant), ADCON1<7:4> 0000b $\rightarrow$ 1111b (reference already on and stable) (Note 3)		
	TC	Temperature							
A110	TODOD	Coefficient (Note 1)		. 50		nnm/°C	40°C < TA < 125°C		
AIIU	TOBGR	Band Gap Relefence	_	+50 -50	_	ppm/ C	$25^{\circ}C \le TA \le +85^{\circ}C$		
A110A				+20 -20		ppm/°C	$0^{\circ}C \le TA \le +25^{\circ}C$ $25^{\circ}C \le TA \le +70^{\circ}C$		
A111	TCPCS	Programmable Current	_	+0.1	_	%/°C	-40°C ≤ TA ≤ +25°C 25°C < TA ≤ +85°C		
A112	TCkref	Slope Reference Divider		20		nnm/°C	$-40^{\circ}C < TA < +85^{\circ}C$		
	CA	Calibration Accuracy (Note3, 5)				PP 0	All parameters calibrated at $VDD = 5V$ and $TA = +25^{\circ}C$		
A120	CABGR	Band Gap Reference	_	0.01	_	%			
A121	CASRV	Slope Reference Divider	—	0.02		%			
	SN	Supply Sensitivity (Note 1)							
A130	SNBGR	Band Gap Reference	—	0.04		%/V	From VDDmin to VDDmax		
A131	SNPCS	Programmable Current Source	_	0.2	_	%/V	From VDDmin to VDDmax		
A132	SNkref	Slope Reference Divider	—		—	%/V	From VDDmin to VDDmax		
		Programmable Current Source							
A140	IRES	Resolution	1.25	2.25	3.25	μΑ	1 LSb		
A141	EIL	Relative accuracy (linearity error)	-1/2		+1/2	LSb	CDAC = 0V		

## Table 30-34: Example Slope A/D Component Characteristics

# 30.26 Example LCD Timing Waveforms and Requirements





Param No.	Symbol	Characteristic	Min	Тур†	Мах	Units	Conditions
200	FLCDRC	LCDRC Oscillator Frequency	—	14	22	kHz	VDD = 5V, -40°C to +85°C
201	TrLCD	Output Rise Time	_	_	200	μs	COM outputs Cload = $5,000 \text{ pF}$ SEG outputs Cload = $500 \text{ pF}$ VDD = $5.0$ V, T = $25^{\circ}$ C
202	TfLCD	Output Fall Time (Note 1)	TrLCD - 0.05TrLCD	_	TrLCD + 0.05TrLCD	μs	COM outputs Cload = $5,000 \text{ pF}$ SEG outputs Cload = $500 \text{ pF}$ VDD = $5.0$ V, T = $25^{\circ}$ C

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1:  $0\Omega$  source impedance at VLCD.

# 30.27 Related Application Notes

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the Mid-Range MCU family (that is they may be written for the Base-Line, or High-End families), but the concepts are pertinent, and could be used (with modification and possible limitations). The current application notes related to the Electrical Specifications are:

### Title

Application Note #

No related Application Notes

# 30.28 Revision History

Revision A

This is the initial released revision of the Electrical Specifications description.