

Section 15. Synchronous Serial Port (SSP)

HIGHLIGHTS

This section of the manual contains the following major topics:

15.1	Introduction	15-2
15.2	Control Registers	
15.3	SPI Mode	
15.4	SSP I ² C Operation	
15.5	Initialization	
15.6	Design Tips	
15.7	Related Application Notes	
15.8	Revision History	

Note: Please refer to Appendix C.2 or the device data sheet to determine which devices use this module.

SSP

I²C is a trademark of Philips Corporation.

15.1 Introduction

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripherals or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI™)
- Inter-Integrated Circuit (I²C[™])
 - Slave mode
 - I/O slope control, and Start and Stop bit detection to ease software implementation of Master and Multi-master modes

SPI is a registered trademark of Motorola Corporation. I^2C is a trademark of Philips Corporation.

15.2 Control Registers

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
SMP	CKE	D/Ā	Р	S	R/W	UA	BF				
bit 7							bit 0				
SMP: SPI data input sample phase											
<u>SPI Master Mode</u>											
1 = Input data sampled at end of data output time											
0 = Input data sampled at middle of data output time											
SPI Slave I											
	be cleared wi										
	Clock Edge Se		15-3, Figure	e 15-4, and	Figure 15-5	5)					
	SSPCON<4>										
	ansmitted on ansmitted on	0 0									
	SSPCON<4>										
	ansmitted on	,	of SCK								
	ansmitted on	0 0									
D/A: Data//	Address bit (l ²	² C mode onl	y)								
	es that the las es that the las	-									
P : Stop bit (I ² C mode only. This bit is cleared when the SSP module is disabled)											
1 = Indicates that a stop bit has been detected last (this bit is '0' on RESET)											
0 = Stop bi S: Start bit	t was not dete	ected last									
(l ² C mode only. This bit is cleared when the SSP module is disabled)											
1 = Indicates that a start bit has been detected last (this bit is '0' on RESET) 0 = Start bit was not detected last											
R/W: Read	/Write bit info	rmation (I ² C	mode only)								
This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next start bit, stop bit, or not ACK bit.											
1 = Read 0 = Write											
UA: Update	e Address (10	-bit I ² C mod	le only)								
	es that the us is does not ne			ddress in th	e SSPADD	register					
BF: Buffer	Full Status bit										
Receive (SPI and I ² C modes)											
1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty											
<u>Transmit</u> (I ² C mode only)											
1 = Transmit in progress, SSPBUF is full 0 = Transmit complete, SSPBUF is empty											
Legend											
R = Reada		W = Writab	le bit								
U = Unimp	lemented bit,	read as '0'		- n = Value	e at POR re	set					

Register 15-1: SSPSTAT: Synchronous Serial Port Status Register

SSP

PICmicro MID-RANGE MCU FAMILY

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0			
	bit 7							bit 0			
bit 7	WCOL: Write Collision Detect bit										
		SPBUF registe		while it is stil	l transmitting	g the previo	us word				
	(must t 0 = No coll	be cleared in a	software)								
bit 6		eceive Overflo	ow Indicator	bit							
	In SPI mod	<u>le:</u>									
	1 = A new	byte is receive	ed while the	SSPBUF reg	gister is still	holding the	previous d	lata. In case			
		flow, the data									
		ccur in slave r d setting over									
		nd transmissio									
	0 = No ove	rflow									
	<u>In I²C mod</u>	e:									
		is received w									
	"don't o 0 = No ove	care" in transr	nit mode. SS	SPOV must b	e cleared in	software in	n either mo	de.			
bit 5		ynchronous S	erial Port Fr	able bit							
		des, when en			e properly c	onfigured a	as input or	output.			
	In SPI mod										
		es serial port a port pins	and configure	es SCK, SD0	D, SDI, and	SS as the s	source of th	IE			
		es serial port	and configur	es these pin	s as I/O por	t pins					
	<u>In I²C mod</u>	e:									
		s the serial po	ort and confi	gures the SI	DA and SCL	pins as the	source of	the			
		port pins es serial port a	and configur	es these pin	s as I/O por	t pins					
bit 4		k Polarity Sele	•	ooooo p		, build					
	In SPI mod	<u>de:</u>									
	1 = Idle sta	ate for clock is									
		ate for clock is	a low level								
	In I ² C mod SCK releas										
	1 = Enable										
	0 = Holds o	clock low (cloo	ck stretch) (l	Jsed to ensu	ire data setu	ıp time)					

Register 15-2: SSPCON: Synchronous Serial Port Control Register

Register 15-2: SSPCON: Synchronous Serial Port Control Register (Cont'd)

- bit 3:0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits
 - 0000 = SPI master mode, clock = Fosc/4
 - 0001 = SPI master mode, clock = Fosc/16
 - 0010 = SPI master mode, clock = Fosc/64
 - 0011 = SPI master mode, clock = TMR2 output/2
 - 0100 = SPI slave mode, clock = SCK pin. \overline{SS} pin control enabled.
 - 0101 = SPI slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin
 - $0110 = I^2C$ slave mode, 7-bit address
 - $0111 = I^2C$ slave mode, 10-bit address
 - 1000 = Reserved
 - 1001 = Reserved
 - 1010 = Reserved
 - $1011 = I^2C$ firmware controlled master mode (slave idle)
 - 1100 = Reserved
 - 1101 = Reserved
 - 1110 = I^2C slave mode, 7-bit address with start and stop bit interrupts enabled
 - 1111 = I^2C slave mode, 10-bit address with start and stop bit interrupts enabled

Lec	lend

15.3 SPI Mode

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported, as well as Microwire[™] (sample edge) when the SPI is in the master mode.

To accomplish communication, typically three pins are used:

- Serial Data Out (SDO)
- Serial Data In (SDI)
- Serial Clock (SCK)

Additionally a fourth pin may be used when in a slave mode of operation:

Slave Select (SS)


15.3.1 Operation

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- Data Input Sample Phase
- Clock Rate (Master mode only)
- Slave Select Mode (Slave mode only)

Figure 15-1 shows the block diagram of the SSP module, when in SPI mode.

Figure 15-1: SSP Block Diagram (SPI Mode)



The SSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit, BF (SSPSTAT<0>), and interrupt flag bit, SSPIF, are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully. When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the SSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 15-1 shows the loading of the SSPBUF (SSPSR) for data transmission. The shaded instruction is only required if the received data is meaningful (some SPI applications are transmit only).

	BCF	STATUS, RP1	;Specify Bank1
	BSF	STATUS, RPO	;
LOOP	BTFSS	SSPSTAT, BF	;Has data been received (transmit complete)?
	GOTO	LOOP	;No
	BCF	STATUS, RPO	;Specify Bank0
	MOVF	SSPBUF, W	;W reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

The SSPSR is not directly readable or writable, and can only be accessed from addressing the SSPBUF register. Additionally, the SSP status register (SSPSTAT) indicates the various status conditions.

SSP

Microwire is a trademark of National Semiconductor.

15.3.2 Enabling SPI I/O

To enable the serial port the SSP Enable bit, SSPEN (SSPCON<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit which re-initializes the SSPCON register, and then set the SSPEN bit. This configures the SDI, SDO, SCK, and \overline{SS} pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI must have the TRIS bit set
- · SDO must have the TRIS bit cleared
- SCK (Master mode) must have the TRIS bit cleared
- · SCK (Slave mode) must have the TRIS bit set
- SS must have the TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. An example would be in master mode where you are only sending data (to a display driver), then both SDI and \overline{SS} could be used as general purpose outputs by clearing their corresponding TRIS register bits.

15.3.3 Typical Connection

Figure 15-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the edge of the clock specified by the SMP bit. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- · Master sends dummy data Slave sends data




Figure 15-2: SPI Master/Slave Connection

15.3.4 Master Operation

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2) is to broadcast data by the software protocol.


In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in Figure 15-3, Figure 15-4, and Figure 15-5 where the MSb is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate of 5 Mbps (at 20 MHz).





15.3.5 Slave Operation

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the interrupt flag bit SSPIF is set.

The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in Figure 15-3, Figure 15-4, and Figure 15-5 where the MSb is transmitted first. When in slave mode the external clock must meet the minimum high and low times.

In sleep mode, the slave can transmit and receive data. When a byte is received, the device will wake-up from sleep, if the interrupt is enabled.




Figure 15-4: SPI Mode Waveform (Slave Mode With CKE = 0)

15.3.6 Slave Select Mode

When in slave select mode, the \overline{SS} pin allows multi-drop for multiple slaves with a single master. The SPI must be in slave mode (SSPCON<3:0> = 04h) and the TRIS bit, for the \overline{SS} pin, must be set for the slave select mode to be enabled. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/ pull-down resistors may be desirable, depending on the application.

When the SPI is in Slave Mode with \overline{SS} pin control enabled, (SSPCON<3:0> = 0100) the SPI module will reset if the \overline{SS} pin is set to VDD. If the SPI is used in Slave Mode with the CKE bit is set, then the \overline{SS} pin control must be enabled.

When the SPI module resets, the bit counter is forced to 0. This can be done by either by forcing the \overline{SS} pin to a high level or clearing the SSPEN bit (Figure 15-6).

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.






Figure 15-5: SPI Mode Waveform (Slave Select Mode With CKE = 1)





15

15.3.7 Sleep Operation

In master mode all module clocks are halted, and the transmission/reception will remain in that state until the device wakes from sleep. After the device returns to normal mode, the module will continue to transmit/receive data.

In slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in sleep mode, and data to be shifted into the SPI transmit/receive shift register. When all 8-bits have been received, the SSP interrupt flag bit will be set and if enabled will wake the device from sleep.

15.3.8 Effects of a Reset

A reset disables the SSP module and terminates the current transfer.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
INTCON	GIE	PEIE	TOIE	INTE	RBIE ⁽²⁾	TOIF	INTF	RBIF ⁽²⁾	0000 000x	0000 000u
PIR				SSF	- 				0	0
PIE				SSF	ЭIE (1)				0	0
SSPBUF	Synchro	onous Sei	ial Port Re	eceive Bu	ffer/Transr	nit Registe	er		xxxx xxxx	uuuu uuuu
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
TRISA	—	_	PORTA D	Data Direc	tion Regis	ter			11 1111	11 1111
TRISC	PORTC	Data Dir		1111 1111	1111 1111					
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000

 Table 15-1:
 Registers Associated with SPI Operation

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode.

Note 1: The position of this bit is device dependent.

2: These bits may also be named GPIE and GPIF.


SSP

15.4 SSP I²C Operation

The SSP module in I^2C mode fully implements all slave functions, except general call support, and provides interrupts on start and stop bits in hardware to facilitate software implementations of the master functions. The SSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing. Appendix A gives an overview of the I^2C bus specification.

Two pins are used for data transfer. These are the SCL pin, which is the clock, and the SDA pin, which is the data. The user must configure these pins as inputs through the TRIS bits. The SSP module functions are enabled by setting SSP Enable bit, SSPEN (SSPCON<5>).

A "glitch" filter is on the SCL and SDA pins when the pin is an input. This filter operates in both the 100 KHz and 400 KHz modes. In the 100 KHz mode, when these pins are an output, there is a slew rate control of the pin that is independent of device frequency.





The SSP module has five registers for I²C operation. They are:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Firmware controlled Multi-Master mode (start and stop bit interrupts enabled)
- I²C Firmware controlled Multi-Master mode (start and stop bit interrupts enabled)
- I²C Firmware controlled Master mode, slave is idle

Before selecting any I^2C mode, the SCL and SDA pins must be programmed to inputs by setting the appropriate TRIS bits. Selecting an I^2C mode, by setting the SSPEN bit, enables the SCL and SDA pins to be used as the clock and data lines in I^2C mode.

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address, if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer.

The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and the SSPOV bit (SSPCON<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

15.4.1 Slave Mode

In slave mode, the SCL and SDA pins must be configured as inputs (TRIS set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (ACK) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit, BF (SSPSTAT<0>), was set before the message completed.
- b) The overflow bit, SSPOV (SSPCON<6>), was set before the message completed.

In this case, the SSPSR register value is not loaded into the SSPBUF, but the SSPIF and SSPOV bits are set. Table 15-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the I^2C specification as well as the requirement of the SSP module is shown in Device Data Sheet electrical specifications parameters 100 and 101.

15.4.1.1 Addressing

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register on the falling edge of the eight SCL pulse.
- b) The buffer full bit, BF, is set on the falling edge of the eigth SCL pulse.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF, is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. The R/W bit (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of Address (the SSPIF, BF, and UA (SSPSTAT<1>) bits are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears the UA bit and releases the SCL line).
- 3. Read the SSPBUF register (clears the BF bit) and clear the SSPIF flag bit.
- 4. Receive second (low) byte of Address (the SSPIF, BF, and UA bits are set).
- 5. Update the SSPADD register with the high byte of Address. This will clear the UA bit and releases SCL line.
- 6. Read the SSPBUF register (clears the BF bit) and clear the SSPIF flag bit.
- 7. Receive repeated START condition.
- 8. Receive first (high) byte of Address (the SSPIF and BF bits are set).
- 9. Read the SSPBUF register (clears the BF bit) and clear the SSPIF flag bit.

Note: Following the RESTART condition (step 7) in 10-bit mode, the user only needs to match the first 7-bit address. The user does not update the SSPADD for the second half of the address.

Table 15-2:	Data Transfer Received Byte Actions
-------------	-------------------------------------

Status Bits as Data Transfer is Received				Set bit SSPIF	
BF	SSPOV	SSPSR $ ightarrow$ SSPBUF	Generate ACK Pulse	(SSP Interrupt occurs if enabled)	
0	0	Yes	Yes	Yes	
1	0	No	No	Yes	
1	1	No	No	Yes	
0	1	Yes	No	Yes	


Note:Shaded cells show the conditions where the user software did not properly clear the overflow condition.


15.4.1.2 Reception


When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge (ACK) pulse is given. An overflow condition is defined as either the BF bit (SSPSTAT<0>) is set or the SSPOV bit (SSPCON<6>) is set. So when a byte is received, with these conditions, and attempts to move from the SSPSR register to the SSPBUF register, no acknowledge pulse is given.

An SSP interrupt is generated for each data transfer byte. The SSPIF flag bit must be cleared in software. The SSPSTAT register is used to determine the status of the receive byte.







© 1997 Microchip Technology Inc.


SSP

15.4.1.3 Transmission


When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit, and the SCL pin is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then the SCL pin should be enabled by setting the CKP bit (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 15-10).

An SSP interrupt is generated for each data transfer byte. The SSPIF flag bit must be cleared in software, and the SSPSTAT register is used to determine the status of the byte transfer. The SSPIF flag bit is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. When the not \overline{ACK} is latched by the slave, the slave logic is reset and the slave then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then the SCL pin should be enabled by setting the CKP bit.







SSP

15.4.1.4 Clock Arbitration

Clock arbitration has the SCL pin to inhibit the master device from sending the next clock pulse. The SSP module in I^2C slave mode will hold the SCL pin low when the CPU needs to respond to the SSP interrupt (SSPIF bit is set and the CKP bit is cleared). The data that needs to be transmitted will need to be written to the SSPBUF register, and then the CKP bit will need to be set to allow the master to generate the required clocks.

15.4.2 Master Mode (Firmware)

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is idle with both the S and P bits clear.

In master mode the SCL and SDA lines are manipulated by clearing the corresponding TRIS bit(s). The output level is always low, irrespective of the value(s) in the PORT register. So when transmitting data, a '1' data bit must have it's TRIS bit set (input) and a '0' data bit must have it's TRIS bit cleared (output). The same scenario is true for the SCL line with the TRIS bit.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received

Master mode of operation can be done with either the slave mode idle (SSPM3:SSPM0 = 1011) or with the slave active (SSPM3:SSP0 = 1110 or 1111). When the slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

15.4.3 Multi-Master Mode (Firmware)

In multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. Control of the I^2C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set the TRIS bits). There are two stages where this arbitration can be lost, they are:

- Address transfer
- Data transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to retransfer the data at a later time.

15.4.4 Sleep Operation

While in sleep mode, the I²C module can receive addresses or data, and when an address match or complete byte transfer occurs wake the processor from sleep (if the SSP interrupt is enabled).

15.4.5 Effect of a Reset

A reset disables the SSP module and terminates the current transfer.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
INTCON	GIE	PEIE	0000 000x	0000 000u						
PIR					0	0				
PIE				SS	91E (1)				0	0
SSPBUF	Synchro	onous Seri	al Port Re	eceive E	Buffer/Tran	smit Regi	ster		xxxx xxxx	uuuu uuuu
SSPADD	Synchro	onous Seri	al Port (l ²	C mode	e) Address	Register			0000 0000	0000 0000
SSPCON	WCOL	SSPOV	0000 0000	0000 0000						
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000

Table 15-3: Registers Associated with I²C Operation

Legend: x = unknown, u = unchanged, – = unimplemented read as '0'. Shaded cells are not used by SSP in I²C mode.

Note 1: The positions of these bits are device dependent.

2: These bits may also be named GPIE and GPIF.

SSP

15.5 Initialization

Example 15-2: SPI Master Mode Initialization

CLRF	STATUS	;	Bank 0
CLRF	SSPSTAT	;	SMP = 0, $CKE = 0$, and clear status bits
BSF	SSPSTAT, CKE	;	CKE = 1
MOVLW	0x31	;	Set up SPI port, Master mode, CLK/16,
MOVWF	SSPCON	;	Data xmit on falling edge (CKE=1 & CKP=1)
		;	Data sampled in middle (SMP=0 & Master mode)
BSF	STATUS, RPO	;	Bank 1
BSF	PIE, SSPIE	;	Enable SSP interrupt
BCF	STATUS, RPO	;	Bank 0
BSF	INTCON, GIE	;	Enable, enabled interrupts
MOVLW	DataByte	;	Data to be Transmitted
		;	Could move data from RAM location
MOVWF	SSPBUF	;	Start Transmission

15.5.1 SSP Module / Basic SSP Module Compatibility

When upgrading from the Basic SSP module, the SSPSTAT register contains two additional control bits. These bits are only used in SPI mode and are:

- SMP, SPI data input sample phase
- CKE, SPI Clock Edge Select

To be compatible with the SPI of the Basic SSP module, these bits must be appropriately configured. If these bits are not at the states shown in Table 15-4, improper SPI communication may occur.

Table 15-4: New Bit States for Compatibility

Basic SSP Module	SSP Module						
СКР	СКР	CKE	SMP				
1	1	0	0				
0	0	0	0				

15.6 Design Tips

Question 1: Using SPI mode, I do not seem able to talk to an SPI device.

Answer 1:

Ensure that you are using the correct SPI mode for that device. This SPI supports all four SPI modes so you should be able to get it to function. Check the clock polarity and the clock phase.

Question 2: Using l^2C mode, I do not seem able to make the master mode work.

Answer 2:

This SSP module does not have master mode fully automated in hardware, see Application Note AN578 for software which uses the SSP module to implement master mode. If you require a fully automated hardware implementation of I^2C Master Mode, please refer to the Microchip Line Card for devices that have the Master SSP module.

Note: At the time of printing only the High-end family of devices (PIC17CXXX) have devices with the Master SSP module implemented.

Question 3: Using I²C mode, I write data to the SSPBUF register, but the data did not transmit.

Answer 3:

Ensure that you set the CKP bit to release the I²C clock.

15.7 Related Application Notes

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the Mid-Range MCU family (that is they may be written for the Base-Line, or High-End families), but the concepts are pertinent, and could be used (with modification and possible limitations). The current application notes related to the SSP Module are:

Title	Application Note #
Use of the SSP Module in the I ² C Multi-Master Environment.	AN578
Using Microchip 93 Series Serial EEPROMs with Microcontroller SPI Ports	AN613
Software Implementation of I ² C Bus Master	AN554
Use of the SSP module in the Multi-master Environment	AN578
Interfacing PIC16C64/74 to Microchip SPI Serial EEPROM	AN647
Interfacing a Microchip PIC16C92x to Microchip SPI Serial EEPROM	AN668

15

15.8 Revision History

Revision A

This is the initial released revision of the SSP module description.