

# 1997 Annual Reliability Report (compiled 2/98)

## INTRODUCTION

"Quality Comes First"

By adhering to this guiding value, Microchip Technology Inc. has achieved competitive leadership in guality and reliability for its products. Demonstrated performance levels of less than 100 Failures in Time (FITS) for most products have been realized through the design-in of reliability and continued use of reliability monitors.

This report details Microchip's quality and reliability systems as well as presenting data on the results of these systems. It includes the following:

- Reliability Control System
- Failure Calculation Methodology
- · Reliability Test Descriptions
- 1998 Product Reliability

# **RELIABILITY CONTROL SYSTEM**

A comprehensive qualification system is employed to ensure that released products are designed, processed, packaged, and tested to meet both design functionality and reliability objectives. Once qualified, a reliability monitor system ensures that wafer fabrication and assembly process performance is stable over time. A set of baseline specifications is maintained that states which changes require regualification. These process changes can only be made after successful demonstration of reliability performance. This system results in reliable field performance, while enabling the smooth phase-in of improved designs and product capability. The system is diagrammed in Table 1.

TABLE	1:	

### **RELIABILITY CONTROL** SYSTEM DIAGRAM

DESIGN AND DEVELOPMENT	QUALIFICATION	RELIABILITY CONTROL
<ul> <li>Specify:</li> <li>Design objectives/ specifications</li> <li>Testability goals</li> <li>Reliability requirements</li> <li>Process/packaging requirements</li> <li>Design guidelines</li> <li>Design: <ul> <li>Functional models</li> <li>Logic design and verification</li> <li>Circuit design and verification</li> <li>Circuit design and verification</li> <li>Prototype verification</li> <li>Performance characterization</li> <li>Develop (as required):</li> <li>Wafer fabrication processes</li> <li>Package/packaging technology</li> </ul> </li> </ul>	Confirm Design Objectives Using Qualification Tests: Dynamic life, 125°C ambient Temp-cycle, -65°/150°C Thermal shock, -55°/125°C ESD, volts HBM ± 4000 ESD, volts MM ±400 Latch-up (CMOS devices) HAST 130°C/85% RH Autoclave (pressure cooker) Retention bake, 150°C ambient	Assure Outgoing Quality Level: <ul> <li>Design release document</li> <li>Baseline wafer fabrication process</li> <li>Baseline assembly process</li> <li>Qualification release</li> <li>Enter device to specification system</li> <li>Wafer-level reliability controls</li> <li>Assembly reliability controls</li> <li>Early failure rate sampling</li> <li>Reliability monitoring</li> <li>Statistical process control feedback</li> <li>Audit specifications</li> <li>Analyze returned failures</li> <li>Requalify devices as needed for major changes such as ESD resistance enhancement, cost reduction/die shrink, process improvement and new package types</li> </ul>

# FAILURE RATE CALCULATION

FIT (Failure in Time): Expresses the estimated field failure rate in number of failures per billion device hours. 100 FITS equals 0.01% fail per 1,000 device hours.

Extended field life is simulated by using high ambient temperature. In the semiconductor industry, high temperatures dramatically accelerate the mechanisms leading to component failure. Using performance results at different temperatures, an activation energy is determined using the Arrhenius Equation. For each type of failure mechanism, the activation energy expresses the degree to which temperature increases the failure rate.

The activation energy values determined by Microchip agree closely with those published in the literature. For complex CMOS devices in production at Microchip, an activation energy of 0.6 eV has been shown to be representative of typical failures on operating life. By definition, failure is reached when a device no longer meets the data sheet specifications as a direct result of the reliability test environment to which it was exposed. Common failure modes for CMOS integrated circuits are identified for each test environment.

To establish a field failure rate, an acceleration factor is applied to the device operating hours observed at high temperature stress and extrapolated to a failure rate at  $55^{\circ}$ C ambient temperature in still air.

The actual failure rate experienced could be considerably less than that calculated if lower device temperatures occur in the application board, such as would be the case if a fan, a heat sink or air flow by convection is used.

Environment	Attribute Tested
Dynamic Life	Process parameter drift/shift
	Metal electromigration
	Internal leakage path
	Data retention
	Bond/ball bond integrity
Temperature Cycle	Bond/ball integrity
	Die or surface integrity
	Bond pad integrity
Biased-Humidity	Internal device leakage
	Corrosion resistance
PCT	Inter-pin leakage
	Data retention
	Corrosion resistance
High Temp. Bake	Data retention

# **RELIABILITY TEST DESCRIPTIONS**

## High Temperature (125°C) Dynamic Life Test

High temperature dynamic life testing accelerates random failure modes which could occur in user applications. Voltage bias and address signals are used to exercise the device in a manner similar to user systems. The voltage maintained during the tests is at or near the maximum data sheet voltage supply. Derating from high temperature, an ambient use condition failure rate can be calculated. The extrapolation of data for FIT rate purposes of this test does not include electrical acceleration.

## **Temperature Cycle**

The devices are exposed to severe extremes of temperature in an alternating fashion (-65°C for 10 minutes, 150°C for 10 minutes per cycle). Package strength, bond quality and consistency of assembly process are stressed using this environment.

## PCT (Pressure Cooker or Autoclave)

Using a pressure of one atmosphere above atmospheric pressure, plastic packaged devices are exposed to moisture at 121°C. The pressure forces moisture permeation of the package and accelerates related failure mechanisms, if present, on the device.

## Thermal Shock

Exposes devices to extreme temperatures from  $-55^{\circ}$ C to  $+125^{\circ}$ C by alternate immersion in liquid media. This is a sudden temperature change, as opposed to the gradual change in the Temperature Cycling test. Otherwise, it induces the same stresses as Temperature Cycling.

## Data Retention Bake

A 150°C temperature stress is used to accelerate charge loss in the memory cell and measure the data retention on the EPROM and EEPROM portions of the circuitry.

Data storage in applicable devices is done by developing a charge on the floating gate structure in the memory cell. Charge loss in this cell structure results in a conversion of data states. In order to evaluate the level of this type of failure, devices are subjected to a  $150^{\circ}$ C bake. This bake accelerates charge loss in the memory cell and 1000 hours at  $150^{\circ}$ C is equivalent to greater than 25 years in the field at  $55^{\circ}$ C.

## Highly Accelerated Stress Test (HAST)

Moisture, extreme heat and bias are used to accelerate corrosion and contamination in plastic packages. The conditions are 130°C and 85% relative humidity. Typical bias voltage is +5 V and ground on alternating pins.

## Erase/Write Endurance of EEPROMs

## Measurement of Cycling

Microchip defines a device lifetime in the strictest sense, that is, stated lifetime has to exhibit the truest correlation to customer results. An endurance failure is determined when any one bit in the array is not capable of being correctly written and maintained in that state indefinitely.

The device lifetime is defined when a specified percentage of devices (Microchip currently uses a cumulative 2.5 percent) have a customer detectable error under worst case operating conditions.

Ongoing monitors are acquired from wafer lots of material manufactured for shipment. Samples are subjected to page cycling of an alternating checkerboard and inverse checkerboard pattern at 85°C in rapid succession to a specified number of cycles. These units then are baked at 150°C for 48 hours in both checkerboard and inverse checkerboard states and electrically tested to ensure that data sheet requirements are met. This data is accumulated on a regular basis and reviewed to measure both results of continuous improvement programs and conformance to the device standards.

## **Endurance Variables**

- a) Temperature: Within the FLOTOX technology, temperature has an inverse effect on the endurance of a EEPROM device. The activation energy of these cycling failures is approximately 0.15 eV. The long term trap up portion of the curve is worsened by temperature to a greater extent than the early fails due to the difficult failure mechanisms that are activated.
- b) Delay Between Cycles: This has been reported in the industry as having an enhanced effect on the lifetime of EEPROM devices. For some technologies, this does have a positive effect; however, this is not strictly the case for FLOTOX manufacturers. While the second failure rate increase period (associated with end of life) may be impacted by this due to a decreased rate of electron trapping, the first failure rate is actually not impacted by this variable.
- c) Write Timing: The decrease in write time to the device correlates directly with the write/erase cycling failure rate of the device. This shorter pulse reduces the cell time at voltage which then provides an enhanced life prior to the occurrence of a time dependent oxide breakdown. It also passes fewer electrons through the oxide providing less potential trapping possibilities while maintaining adequate margins for the written state.
  - **Note:** The rise time of the signal, which the customer does not have control over, is also a dominant effect.

d) Vcc Voltage: The higher voltages generate higher fields within the device. This causes more stress which is offset by the operational increase of internal timers and actually shortens the write time of the device.

Lower voltages have the opposite effect on the individual parameters except in cycles obviously where the write timer is externally controlled. This overall effect is minor compared to the others in magnitude on the failure rate curve and is variable over the customer operating range with a maximum at VCC = 5.5 V.

- e) Pattern Effect: The pattern that is programmed in the device does play a first order role in the overall lifetime. The act of programming a nonvolatile memory inflicts damage on the device that cannot be repaired. This damage is the result of exposure to high electric fields which over a period of time either breakdown or trap up the effected oxide causing failures. The act of writing a cell from a one to a zero provides the maximum amount of stress by exercising the charge pump and passing electrons through the tunnel dielectric.
- Note: To write a zero even from a zero state causes an automatic byte erase prior to the write converting the bit to a one and returning it to its original state! Conversely writing a one from a one then passes no charge through the cell and, therefore, does no damage to the cell but does stress the charge pump. From an array standpoint, this would allow a checkerboard/ inverse checkerboard patterned device to endure twice the number of write cycles of an all zero patterned device. In general, this appears to be approximately correct but does neglect the charge pump

and other peripheral wear-out mechanisms.

Cvcling Mode: Three modes exist in Microchip devices that are primarily used for endurance evaluations. The byte write mode (one single byte written at a time) is the standard mode used by the customer in the field as well as the method of monitoring that has been chosen internally. This is to best estimate field lifetime expectations and actual failure rates. A second technique exists called block mode which exercises all the cells of the array simultaneously. The failure rates of byte cycled devices are approximately two times the failure rates of block cycled devices according to experimental test data. This effect has been traced back to the rise time of the programming signal at the memory cell. The faster this voltage rise occurs, the more damage occurs and the shorter the lifetime. The block mode has a much slower rise time given the entire array being utilized provides a much larger resistive/capacitive load which slows the signal rise ultimately resulting in the greater lifetime. Please note that the page mode which can be utilized by the customers falls between the block and byte modes with respect to failure rate.

f) Array Size: This effect is a direct result of how fast most devices will fail due to a single bit not working simply due to the number of bits involved. This is not exactly double the failure rate with a doubling of the memory size since some circuits fail within the charge pump or decoding circuitry sections and are, therefore, not directly related to array size.

## **Field Results**

After significant experimentation, Microchip has developed a model of the endurance failure rates as a function of all the variables listed above. This model is available to the customer in the form of a diskette called Total Endurance<sup>™</sup>. The Total Endurance Software Model allows the customer to bypass confusing information and conditions other than their application and directly predict the failure rate in their application conditions within a few percent. This also allows the customer to adjust operating parameters and immediately evaluate the impact on the results of the final system.

# **RELIABILITY DATA SUMMARY**

The following section provides a reliability summary of Microchip's product. Included is reliability data and packaging information obtained during 1997.

# SUMMARY OF RELIABILITY - 1997 ANNUAL REPORT DEVICE DATA

# I. DYNAMIC LIFE/ RETENTION BAKE

Dynamic Life	-			
Stress Temperature:	125°C	Activation Energy:	0.6 eV	57K, 77K
Derated Temperature:	55°C	Acceleration Rate:	42	
		Activation Energy:	0.7 eV	90K
		Acceleration Rate:	78	
Retention Bake				
Stress Temperature:	150°C	Activation Energy:	0.6 eV	57K EPROM
Derated Temperature:	55°C	Acceleration Rate:	117	
		Activation Energy:	1.2 eV	57K EE, 77K,
		Acceleration Rate:	13718	& 90K

Microcontrollers							it Rates, Infidence Le	vel
Device	Operation	168 Hrs.	1008 Hrs.	Fails	Device Hrs.	Infant Mortality	Long Term Life	Total Life
ALL PICS	Dynamic Life	4/23200	0/10578	4	12,783,120	21	2	6
	Retention Bake	3/31596	0/6403	3	10,686,648	<1	<1	<1
ALL 90k PICS	Dynamic Life	0/14718	0/6633	0	8,044,344	5	2	1
	Retention Bake	2/20279	0/4216	2	6,948,312	<1	<1	<1
ALL 77k PICS	Dynamic Life	4/4589	0/2155	4	2,581,152	163	12	49
	Retention Bake	0/5161	0/1038	0	1,738,968	<1	<1	<1
ALL 57k PICS	Dynamic Life	0/3893	0/1790	0	2,157,624	34	15	10
	Retention Bake	1/6156	0/1149	1	1,999,368	<1	<1	<1
PIC16C924	Dynamic Life	0/1578	0/660	0	819,504	45	21	14
	Retention Bake	0/2157	0/390	0	689,976	<1	<1	<1
PIC16C622	Dynamic Life	0/2436	0/1066	0	1,304,688	29	13	9
	Retention Bake	0/3223	0/660	0	1,095,864	<1	<1	<1
PIC16C84A	Dynamic Life	2/760	0/380	2	446,880	583	69	167
	Retention Bake	0/0	0/0	0	0	N/A	N/A	N/A
PIC16C74A	Dynamic Life	0/1264	0/610	0	724,752	56	23	16
	Retention Bake	0/1730	0/409	0	624,200	<1	<1	<1
PIC16C71	Dynamic Life	0/0	0/0	0	0	N/A	N/A	N/A
	Retention Bake	0/1045	0/200	0	343,560	<1	<1	<1
PIC16C70	Dynamic Life	0/0	0/0	0	0	N/A	N/A	N/A
	Retention Bake	0/1178	0/215	0	378,504	<1	<1	<1
PIC16C63/65A	Dynamic Life	0/1173	0/460	0	583,464	60	31	20
	Retention Bake	0/1567	0/299	0	514,416	<1	<1	<1
PIC16C62A/64A	Dynamic Life	0/1132	0/441	0	560,616	62	32	21
	Retention Bake	0/1346	0/304	0	481,488	<1	<1	<1
PIC16C61	Dynamic Life	0/760	0/380	0	446,880	92	37	26
	Retention Bake	0/2114	0/445	0	728,952	<1	<1	<1
PIC16C58A	Dynamic Life	0/2399	0/1139	0	1,359,792	29	17	12
	Retention Bake	0/2468	0/515	0	847,224	<1	<1	<1
PIC16C57	Dynamic Life	0/1519	0/725	0	864,192	86	36	25
	Retention Bake	0/2113	0/408	0	697,704	<1	<1	<1
PIC16C56	Dynamic Life	0/1959	0/948	0	1,125,432	67	28	20
	Retention Bake	0/2393	0/400	0	738,024	19	23	11

© 1998 Microchip Technology Inc.

Microcontrollers	5						Fit Rates, onfidence Le	evel
Device	Operation	168 Hrs.	1008 Hrs.	Fails	Device Hrs.	Infant Mortality	Long Term Life	Total Life
PIC16C55	Dynamic Life	0/1174	0/462	0	585,312	111	57	38
	Retention Bake	1/1649	0/304	1	532,392	62	31	32
PIC16C54	Dynamic Life	2/2310	0/1050	2	1,270,080	192	25	59
	Retention Bake	0/3048	0/630	0	1,041,264	<1	<1	<1
PIC16C54A	Dynamic Life	0/1787	0/950	0	1,098,216	39	15	11
	Retention Bake	0/2516	0/530	0	867,888	<1	<1	<1
PIC17C44	Dynamic Life	0/2025	0/810	0	1,020,600	35	17	12
	Retention Bake	2/1932	0/368	2	633,696	1	<1	<1
PIC12C508	Dynamic Life	0/924	0/497	0	572,712	76	28	21
	Retention Bake	0/1117	0/326	0	461,496	<1	<1	<1
Failure Modes:	Dynamic Life				single bit char rify programm	•		
	Retention Bake				to marginal pr	0 0		

-

Serial EEPROM	s						Fit Rates, onfidence Le	vel
Device	Operation	168 Hrs.	1008 Hrs.	Fails	Device Hrs.	Infant Mortality	LongTerm Life	Total Life
ALL SERIAL	Dynamic Life	1/32806	1/13440	2	16,801,008	9	4	4
EEPROMS	Retention Bake	37/36007	0/7300	37	12,181,176	<1	<1	<1
57k SERIAL	Dynamic Life	0/5074	0/2080	0	2,599,632	26	13	8
EEPROMS	Retention Bake	1/6485	0/1300	1	2,181,480	<1	<1	<1
77k SERIAL	Dynamic Life	1/27732	1/11360	2	14,201,376	10	5	5
EEPROMS	Retention Bake	36/29522	0/6000	36	9,999,696	1	<1	<1
24C01A/02A	Dynamic Life	0/3134	0/1280	0	1,601,712	42	20	14
	Retention Bake	0/4052	0/800	0	1,352,736	<1	<1	<1
24C04	Dynamic Life	0/1940	0/800	0	997,920	67	33	22
	Retention Bake	1/2433	0/500	1	828,744	<1	<1	<1
93LC46	Dynamic Life	0/2348	0/960	0	1,200,864	56	27	18
	Retention Bake	0/3027	0/600	0	1,012,536	<1	<1	<1
93LC56/66	Dynamic Life	0/3522	0/1440	0	1,801,296	37	18	12
	Retention Bake	0/3562	0/700	0	1,186,416	<1	<1	<1
24LC01B	Dynamic Life	0/3107	0/1280	0	1,597,176	42	20	14
	Retention Bake	0/3008	0/600	0	1,009,344	<1	<1	<1
24LC02B	Dynamic Life	0/3532	0/1440	0	1,802,976	37	18	12
	Retention Bake	0/3464	0/700	0	1,169,952	<1	<1	<1
24LC04B	Dynamic Life	1/3116	0/1280	1	1,598,688	93	20	30
	Retention Bake	0/3529	0/700	0	1,180,872	<1	<1	<1
24LC08B	Dynamic Life	0/1950	0/800	0	999,600	67	33	22
	Retention Bake	0/2475	0/500	0	835,800	<1	<1	<1
24LC16B	Dynamic Life	0/1577	0/640	0	802,536	83	41	27
	Retention Bake	0/1988	0/400	0	669,984	<1	<1	<1
24LC32A	Dynamic Life	0/2316	1/960	1	1,195,488	56	60	41
	Retention Bake	1/1960	0/500	1	749,280	<1	<1	<1
24LC65	Dynamic Life	0/2725	0/1120	0	1,398,600	48	23	16
	Retention Bake	35/3534	0/700	35	1,181,712	5	<1	2
24LCS21	Dynamic Life	0/2747	0/1120	0	1,402,296	48	23	16
	Retention Bake	0/2481	0/500	0	836,808	<1	<1	<1
24LCS52	Dynamic Life	0/384	0/160	0	198,912	341	164	111
	Retention Bake	0/494	0/100	0	166,992	1	1	<1
25LC08/16/162	Dynamic Life	0/408	0/160	0	202,944	321	164	108
	Retention Bake	0/0	0/0	0	0	N/A	N/A	N/A
Failure Modes:	Dynamic Life	1 unit of 24		due to	a column defe			
	Retention Bake	1 unit of 24	LC32A failed	due to	single bit cha single bit cha single bit cha	rge loss		

Parallel EEPRO	Ms						it Rates, nfidence Le	vel
Device	Operation	168 Hrs.	1008 Hrs.	Fails	Device Hrs.	Infant Mortality	Long Term Life	Total Life
ALL PARALLEL	Dynamic Life	0/1989	0/800	0	1,006,152	66	33	22
EEPROMS	Retention Bake	0/1958	0/400	0	664,944	<1	<1	<1
28C64	Dynamic Life	0/1989	0/800	0	1,006,152	66	33	22
	Retention Bake	0/1958	0/400	0	664,944	<1	<1	<1
Failure Modes:	Dynamic Life	N/A						
	Retention Bake	N/A						

EPROMs							it Rates, Infidence Le	vel
Device	Operation	168 Hrs.	1008 Hrs.	Fails	Device Hrs.	Infant Mortality	Long Term Life	Total Life
ALL EPROMS	Dynamic Life	0/2818	0/1120	0	1,414,224	41	21	14
	Retention Bake	5/3186	0/702	5	1,124,928	1	<1	<1
ALL 90k	Dynamic Life	0/423	0/160	0	205,464	166	88	57
EPROMS	Retention Bake	3/496	0/100	3	167,328	4	1	2
ALL 77k	Dynamic Life	0/2395	0/960	0	1,208,760	55	27	18
EPROMS	Retention Bake	2/2690	0/602	2	957,600	1	<1	<1
27C256	Dynamic Life	0/2395	0/960	0	1,208,760	55	27	18
	Retention Bake	2/2690	0/602	2	957,600	1	<1	<1
27C512A	Dynamic Life	0/423	0/160	0	205,464	166	88	57
	Retention Bake	3/496	0/100	3	167,328	4	1	2
Failure Modes:	Dynamic Life	N/A						
	Retention Bake				single bit cha o single/multi	0	e loss	

# **II. PRESSURE COOKER, HAST, TEMPERATURE CYCLE,** AND THERMAL SHOCK PACKAGE DATA SUMMARY

Pressure Cooker							
Stress Tempe	erature:	121.5	°C	Activa	tion Energ	gy: 0.6 eV	
Derated Temp	perature:	55	°C	Accele	ration Ra	te: 36	
HAST							
Stress Tempe	erature:	130	°C	Activa	tion Energ	gy: 0.6 eV	
Derated Temp	perature:	55	°C	Accele	ration Ra	te: 52	
Operation	Pack	age	24 Hrs.	168 Hrs.	Fails	Device Hrs.	% fails per 1000 hrs.
Pressure Cooker	ALL PACI	KAGES	0/27330	8/27414	8	4,603,536	0.19
Pressure Cooker	MQFP		0/2200	0/2199	0	369,456	0.19
Pressure Cooker	PDIP		0/8092	1/8134	1	1,365,504	0.12
Pressure Cooker	PLCC		0/2746	0/2746	0	461,328	0.15
Pressure Cooker	SOIC		0/14042	7/14085	7	2,365,248	0.32
Pressure Cooker	TSOP		0/250	0/250	0	42,000	1.65
Failure Modes:				ed due to high d due to die si		amination	

4 units of 8L SOIC (24LC04B) failed due to column defects

1 unit of 8L SOIC (24LC04B) failed due to oxide breakdown in the charge pump

1 unit of 8L SOIC (24LC04B) failed functionality at high speed

Operation	Package	48 Hrs.	168 Hrs.	Fails	Device Hrs.	% fails per 1000 hrs.
HAST	ALL PACKAGES	1/15632	0/15574	1	2,619,216	0.06
HAST	MQFP	0/1075	0/1068	0	179,592	0.39
HAST	PDIP	1/4323	0/4301	1	723,624	0.23
HAST	PLCC	0/1857	0/1854	0	311,616	0.22
HAST	SOIC	0/8168	0/8142	0	1,369,104	0.05
HAST	TSOP	0/209	0/209	0	35,112	1.97
Failure Modes:	1 unit of 8L PDIP (2	241 C32A) faile	ed due to oxid	e breakd	own in the char	de pump

Unit of or nure modes. (Z4LCSZA) la ed due to oxide brea kuown in the charge pump

Operation	Package	50 Cyc.	100 Cyc.	Fails	
Temp. Cycles	ALL PACKAGES	0/0	1/6674	1	
Temp. Cycles	MQFP	0/0	0/500	0	
Temp. Cycles	PDIP	0/0	0/2006	0	
Temp. Cycles	PLCC	0/0	0/742	0	
Temp. Cycles	SOIC	0/0	1/3346	1	
Temp. Cycles	TSOP	0/0	0/80	0	
Failure Modes:	1 unit of 18L SOIC	(PIC16C620)	failed progra	mming a b	oit colum

Operation	Package	100 Cyc.	500 Cyc.	Fails
Thermal Shock	ALL PACKAGES	0/6280	0/0	0
Thermal Shock	MQFP	0/530	0/0	0
Thermal Shock	PDIP	0/1750	0/0	0
Thermal Shock	PLCC	0/690	0/0	0
Thermal Shock	SOIC	0/3230	0/0	0
Thermal Shock	TSOP	0/80	0/0	0
Failure Modes:	N/A			

=

NOTES:

2



# WORLDWIDE SALES AND SERVICE

# AMERICAS

### **Corporate Office**

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602-786-7200 Fax: 602-786-7277 Technical Support: 602 786-7627 Web: http://www.microchip.com

#### Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

#### Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

#### Dallas

Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 972-991-7177 Fax: 972-991-8588

#### Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

#### Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 714-263-1888 Fax: 714-263-1338

#### New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 516-273-5305 Fax: 516-273-5335

#### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

#### Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

## ASIA/PACIFIC

#### Hong Kong

Microchip Asia Pacific RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

## India

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

#### Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

#### Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

#### Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

#### Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

## ASIA/PACIFIC (continued)

Taiwan, R.O.C Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tei: 886-2-2717-7175 Fax: 886-2-2545-0139

## **EUROPE**

#### United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tei: 44-1189-21-5858 Fax: 44-1189-21-5835

#### France

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

#### Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Müchen, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

#### Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-39-6899939 Fax: 39-39-6899883

4/3/98



Microchip received ISO 9001 Quality System certification for its worldwide headquarters, design, and wafer fabrication facilities in January, 1997. Our field-programmable PICmicro™ 8-bit MCUs, Serial EEPROMs, related specialty memory products and development systems conform to the stringent quality standards of the International Standard Organization (ISO).

All rights reserved. © 1998, Microchip Technology Incorporated, USA. 4/98 💭 Printed on recycled paper.

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip By products as critical components in life support systems is no authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.