19-1335; Rev 0a; 2/98 EVALUATION KIT AVAILABLE

Low-Power, 90Msps, 6-Bit ADC

General Description

The MAX1011 is a 6-bit analog-to-digital converter (ADC) that combines high-speed, low-power operation with a user-selectable input range, an internal reference, and a clock oscillator. The ADC converts analog signals into binary-coded digital outputs at sampling rates up to 90Msps. The ability to directly interface with baseband signals makes the MAX1011 ideal for use in a wide range of communications and instrumentation applications.

The MAX1011's input amplifier features a true differential input, a -0.5dB analog bandwidth of 55MHz, and a user-programmable input full-scale range of 125mVp-p, 250mVp-p, or 500mVp-p. With an AC-coupled signal, input offset is typically less than 1/4LSB. Dynamic performance is 5.85 effective number of bits (ENOB) with a 20MHz analog input signal, or 5.7 ENOB with a 50MHz signal.

The MAX1011 operates with +5V analog and +3.3V digital supplies for easy interfacing to +3.3V-logic-compatible digital signal processors and microprocessors. It comes in a 24-pin QSOP package.

Applications

IF Sampling Receivers VSAT Receivers Wide Local Area Networks (WLANs) Instrumentation _Features

- High Sampling Rate: 90Msps
- Low Power Dissipation: 215mW
- Excellent Dynamic Performance: 5.85 ENOB with 20MHz Analog Input 5.7 ENOB with 50MHz Analog Input
- ±1/4LSB INL and DNL (typ)
- ±1/4LSB Input Offset (typ)
- Internal Bandgap Voltage Reference
- Internal Oscillator with Overdrive Capability
- 55MHz (-0.5dB) Bandwidth Input Amplifier with True Differential Input
- User-Selectable Full-Scale Range (125mVp-p, 250mVp-p, or 500mVp-p)
- Single-Ended or Differential Input Drive
- Flexible, 3.3V, CMOS-Compatible Digital Outputs

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX1011CEG	0°C to +70°C	24 QSOP

Pin Configuration appears at end of data sheet.



For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800 For small orders, phone 408-737-7600 ext. 3468.

Functional Diagram

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{CC} to GND	-0.3V to +6.5V
Vcco to OGND	-0.3V to +6.5V
GND to OGND	-0.3V to +0.3V
Digital and Clock Output Pins to OGN	ID0.3V to V _{CCO} (10sec)
All Other Pins to GND	-0.3V to Vcc

Continuous Power Dissipation ($T_A = +70^{\circ}C$)

24-Pin QSOP (derate 10mW/°C above -	+70°C)800mW
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, <10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = +5V \pm 5%, V_{CCO} = 3.3V \pm 300mV, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DC ACCURACY (Note 1)	1		1				
Resolution	RES		6			Bits	
Integral Nonlinearity	INL		-0.5	±0.25	0.5	LSB	
Differential Nonlinearity	DNL	No missing codes over temperature	-0.5	±0.25	0.5	LSB	
	VFSH	GAIN = V _{CC} (high gain)	118.75	125	131.25	mVp-p	
Full-Scale Input Range	VFSM	GAIN = open (mid gain)	237.5	250	262.5		
	VFSL	GAIN = GND (low gain)	475	500	525		
INVERTING AND NONINVERTI	NG ANALO	G INPUTS					
Input Open-Circuit Voltage	Vaoc		2.25	2.35	2.45	V	
Input Resistance	Rin		13	20	29	kΩ	
Input Capacitance	CIN	Guaranteed by design		1.5	3	рF	
Common-Mode Voltage Range	V _{CM}	Other analog input driven with external source (Note 2)	1.75		2.75	V	
OSCILLATOR INPUTS							
Oscillator Input Resistance	Rosc	Other oscillator input tied to V _{CC} + 0.3V	4.8	8	12.1	kΩ	
DIGITAL OUTPUTS (D0-D5)			1				
Digital Outputs Logic-High Voltage	VOH	Isource = 50µA	0.7V _{CCO}			V	
Digital Outputs Logic-Low Voltage	Vol	I _{SINK} = 400µA			0.5	V	
POWER SUPPLY	1		1				
Supply Current	Icc			37	63.5	mA	
Power-Supply Rejection Ratio	PSRR	V _{CC} = 4.75V to 5.25V (Note 3)		-65	-40	dB	
Digital Outputs Supply Current	Icco	20MHz, full-scale analog inputs, $C_L = 15pF$ (Note 4)		8.5	13.8	mA	
Power Dissipation	PD			215		mW	

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = +5V \pm 5%, V_{CCO} = 3.3V \pm 300mV, **T_A = +25°C**, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DYNAMIC PERFORMANCE (Ga full scale, unless otherwise noted		external 90MHz clock (Figure 7), VIN = 20MHz	z sine, ampliti	ude -1dB	below		
Maximum Sample Rate	fMAX		90			Msps	
Analog Input -0.5dB Bandwidth	BW	GAIN = GND, open, VCC		55		MHz	
		GAIN = open (mid gain)	5.6	5.85		1	
Effective Number of Bits	ENOB _M	GAIN = open (mid gain), f _{IN} = 50MHz, -1dB below full scale		5.7		Bits	
	ENOBH	GAIN = V _{CC} (high gain)		5.8			
	ENOBL	GAIN = GND (low gain)		5.85			
Signal-to-Noise Plus Distortion Ratio	SINAD	GAIN = open (mid gain)	35.5	37		dB	
Input Offset (Note 5)	OFF	Guaranteed by design	-0.5		0.5	LSB	
TIMING CHARACTERISTICS (D	ata outputs	$: R_L = 1M\Omega$, $C_L = 15pF$)					
Clock to Data Propagation Delay	t _{PD}	(Note 6)		3.0		ns	
Data Valid Skew	t SKEW	(Note 6)		1		ns	
Input to DCLK Delay	t DCLK	TNK+ to DCLK (Note 6)		4.5		ns	
Aperture Delay	t _{AD}	Figure 8		5.5		ns	
Pipeline Delay	line Delay PD Figure 8 1			clock cycle			

Note 1: Best-fit straight-line linearity method.

Note 2: A typical application will AC couple the analog input to the DC bias level present at the analog inputs (typically 2.35V). However, it is also possible to DC couple the analog input (using differential or single-ended drive) within this commonmode input range (Figures 4 and 5).

Note 3: PSRR is defined as the change in the mid-gain, full-scale range as a function of the variation in V_{CC} supply voltage, expressed in decibels.

Note 4: The current in the V_{CCO} supply is a strong function of the capacitive loading on the digital outputs. To minimize supply transients and achieve optimal dynamic performance, reduce the capacitive-loading effects by keeping line lengths on the digital outputs to a minimum.

Note 5: Offset-correction compensation enabled, 0.22µF at compensation inputs (Figures 2 and 3).

Note 6: t_{PD} and t_{SKEW} are measured from the 1.4V level of the output clock, to the 1.4V level of either the rising or falling edge of a data bit. t_{DCLK} is measured from the 50% level of the clock-overdrive signal on TNK+ to the 1.4V level of DCLK. The capacitive load on the outputs is 15pF.





Typical Operating Characteristics

4

_Pin Description

PIN	NAME	FUNCTION			
1	GAIN	Gain-Select Input. Sets input full-scale range: 125/250/500mVp-p (Table 1).			
2	OCC+	Positive Offset-Correction Compensation. Connect a 0.22µF capacitor for AC-coupled inputs. Ground pin 2 for DC-coupled inputs.			
3	OCC-	Negative Offset-Correction Compensation. Connect a 0.22µF capacitor for AC-coupled inputs. Ground pin 3 for DC-coupled inputs.			
4	IN+	Noninverting Analog Input			
5	IN-	Inverting Analog Input			
6	Vcc	$+5V \pm 5\%$ Supply. Bypass with a 0.01µF capacitor to GND (pin 9).			
7	TNK+	Positive Oscillator/Clock Input			
8	TNK-	Negative Oscillator/Clock Input			
9, 10, 12, 13	GND	Analog Ground			
11	Vcc	+5V ±5% Supply. Bypass with a 0.01µF capacitor to GND (pin 10).			
14	Vcc	+5V ±5% Supply. Bypass with a 0.01µF capacitor to GND (pin 13).			
15	N.C.	No Connection			
16	OGND	Digital Output Ground			
17	Vcco	Digital Output Supply, +3.3V ±300mV. Bypass with a 47pF capacitor to OGND (pin 16).			
18	DCLK	Digital Clock Output. Frames the output data.			
19–24	D0-D5	Digital Outputs 0–5. D5 is the most significant bit (MSB).			

Detailed Description

Converter Operation

The MAX1011 integrates a 6-bit analog-to-digital converter (ADC), a buffered voltage reference, and oscillator circuitry. The ADC uses a flash conversion technique to convert an analog input signal into a 6-bit parallel digital output code. The MAX1011's unique design includes 63 fully differential comparators and a proprietary encoding scheme that ensures no more than 1LSB dynamic encoding error. The control logic interfaces easily to most digital signal processors (DSPs) and microprocessors (μ Ps) with +3.3V CMOS-compatible logic interfaces. Figure 1 shows the MAX1011 in a typical application.

Programmable Input Amplifier

The MAX1011 has a programmable-gain input amplifier with a -0.5dB bandwidth of 55MHz and a true differential input. To maximize performance in high-speed systems, the amplifier has less than 3pF of input capacitance. The input amplifier gain is programmed via the GAIN pin to provide three possible input fullscale ranges (FSRs) as shown in Table 1.

Single-ended and differential AC-coupled input circuit examples are shown in Figures 2 and 3. Each of the

Table 1. Input Amplifier Programming

GAIN	INPUT FULL-SCALE RANGE (mVp-p)
GND	500
Open	250
V _{CC}	125

MAX1011

amplifier inputs is internally biased to a 2.35V reference through a $20k\Omega$ resistor, eliminating external DC bias circuits. A series 0.1µF capacitor is required at the amplifier input for AC-coupled signals.

When operating with AC-coupled inputs, the input amplifier's DC offset voltage is nulled to within ±1/2LSB by an on-chip, offset-correction amplifier. An external compensation capacitor is required to set the dominant pole of the offset-correction amplifier's frequency response (Figures 2 and 3). The compensation capacitor will determine the low-frequency corner of the analog input response according to the following formula:

$f_{C} = 1 / (0.1 \times C)$

where C is the value of the compensation capacitor in μ F, and f_c is the corner frequency in Hz.



Figure 1. IF Sampling Receiver



Figure 2. Single-Ended AC-Coupled Input

Figure 3. Differential AC-Coupled Input



000-

MAX101

For applications where a DC component of the input signal is present, Figures 4 and 5 show single-ended and differential DC-coupled input circuits. The amplifier's input common-mode voltage range extends from 1.75V to 2.75V. To prevent attenuation of the input signal's DC component in this mode, disable the offset-correction amplifier by grounding the OCC+ and OCC-pins (Figures 4 and 5).

ADC

The ADC block receives the analog signal from the input amplifier. The ADC uses flash conversion with 63 fully differential comparators to digitize the analog input signal into a 6-bit output in offset binary format.

The MAX1011 features a proprietary encoding scheme that ensures no more than 1LSB dynamic encoding error. Dynamic encoding errors resulting from metastable states may occur when the analog input voltage, at the time the sample is taken, falls close to the decision point for any one of the input comparators. The resulting output code for typical converters can be incorrect, including false full- or zero-scale outputs. The MAX1011's unique design reduces the magnitude of this type of error to 1LSB.

Internal Voltage Reference

An internal buffered-bandgap reference is included on the MAX1011 to drive the ADC's reference ladder. The on-chip reference and buffer eliminate any external (high-impedance) connections to the reference ladder, minimizing the potential for noise coupling from external circuitry while ensuring that the voltage reference, input amplifier, and reference ladder track well with variations of temperature and power supplies.

Oscillator Circuit

The MAX1011 includes a differential oscillator, which is controlled by an external parallel resonant (tank) network as shown in Figure 6. Alternatively, the oscillator may be overdriven with an external clock source as shown in Figure 7.

Internal Clock Operation (Tank)

If the tank circuit is used, the resonant inductor should have a sufficiently high Q and a self-resonant frequency (SRF) of at least twice the intended oscillator frequency. Coilcraft's 1008HS-221, with an SRF of 700MHz and a Q of 45, works well for this application. Generate different clock frequency ranges by adjusting varactor and tank elements.

An internal clock-driver buffer is included to provide sharp clock edges to the internal flash comparators. The buffer ensures that the comparators are simultaneously clocked, maximizing the ADC's effective number of bits (ENOB) performance.









Figure 5. Differential DC-Coupled Input



Figure 6. Tank Resonator Oscillator

External Clock Operation

To accommodate designs that use an external clock, the MAX1011's internal oscillator can be overdriven by an external clock source (Figure 7). The external clock source should be a sinusoid to minimize clock phase noise and jitter, which can degrade the ADC's ENOB performance. AC couple the clock source (recommended voltage level is approximately 1Vp-p) to the oscillator inputs (Figure 7).

Output Data Format

The conversion results are output on a 6-bit-wide data bus. Data is latched into the ADC output latch following a pipeline delay of one clock cycle (Figure 8). Output data is clocked out of the ADC's data output pins (D0 through D5) on the rising edge of the clock output (DCLK), with a DCLK-to-data propagation delay (tPD) of 3.0ns. The MAX1011 outputs are +3.3V CMOS-logic compatible.

Transfer Function

Figure 9 shows the MAX1011's nominal transfer function. Output coding is offset binary with 1LSB = FSR / 63.

_Applications Information

The MAX1011 is designed with separate analog and digital power-supply and ground connections to isolate high-current digital noise spikes from the more sensitive analog circuitry. The high-current digital output ground (OGND) and analog ground (GND) should be at the same DC level, connected at only one location on the board. This will provide best noise immunity and



Figure 7. External Clock Drive Circuit

improved conversion accuracy. Use of separate ground planes is strongly recommended.

The entire board needs good DC bypassing for both analog and digital supplies. Place the power-supply bypass capacitors close to where the power is routed onto the board, i.e., close to the connector. 10μ F electrolytic capacitors with low-ESR ratings are recommended. For best effective bits performance, minimize capacitive loading at the digital outputs. Keep the digital output traces as short as possible.

The MAX1011 requires a +5V \pm 5% power supply for the analog supply (V_{CC}) and a +3.3V \pm 300mV power supply connected to V_{CCO} for the logic outputs. Bypass each of the V_{CC} supply pins to its respective GND with high-quality ceramic capacitors located as close to the package as possible (Table 2). Consult the evaluation kit manual for a suggested layout and bypassing scheme.

Table 2. Bypassing Guide

SUPPLY FUNCTION	Vcc/ Vcco (PIN)	BYPASS TO GND/ OGND (PIN)	CAPACITOR VALUE
Analog Inputs	11	10	0.01µF
Oscillator/Clock	6	9	0.01µF
Converter	14	13	0.01µF
Digital Output	17	16	47pF





Figure 8. MAX1011 Timing Diagram



Figure 9. Ideal Transfer Function



Dynamic Performance

Signal-to-noise and distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to all other ADC output signals. The output spectrum is limited to frequencies above DC and below one-half the ADC sample rate.

The theoretical minimum analog-to-digital noise is caused by quantization error, and results directly from the ADC's resolution: SNR = (6.02N + 1.76)dB, where N is the number of bits of resolution. Therefore, a perfect 6-bit ADC can do no better than 38dB.

The FFT Plot (see *Typical Operating Characteristics*) shows the result of sampling a pure 20MHz sinusoid at a 90MHz clock rate. This FFT plot of the output shows the output level in various spectral bands. The plot has been averaged to reduce the quantization noise floor and reveal the low-amplitude spurs. This emphasizes the excellent spurious-free dynamic range of the MAX1011.

The effective resolution (or effective number of bits) the ADC provides can be measured by transposing the equation that converts resolution to SINAD: N = (SINAD - 1.76)/6.02 (see *Typical Operating Characteristics*).



Chip Information

TRANSISTOR COUNT: 2823 SUBSTRATE CONNECTED TO GND

Package Information



MAX1011

M/IXI/M

NOTES