

PRELIMINARY

BIT MAP LCD DRIVER

■ GENERAL DESCRIPTION

The NJU6580 is a bit map LCD driver to display graphics or characters.

It contains 1,904 bits display data RAM, microprocessor—interface circuits, instruction decoder, 96-segment and 17-common(1 out of 17-driver is prepared for Icon display)drivers.

The bit image display data is transferred to the display data RAM by serial or 8-bit parallel mode.

The NJU6580 automatically performs 7 or 15 dots horizontal smooth scroll, therefore the horizontal character scroll is easily controlled by the MPU.

17 x 96 dot graphics or 6-character 1-line by 16 x 16 dot character with icon are displayed by NJU6580 itself.

The wide operating voltage like as 2.4V to 5.5V and low operating current are useful to apply small sized battery operated items.

■ PACKAGE OUTLINE



NJU6580C

■ FEATURES


- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 1,904 bits
- LCD Drivers 16-common + 1 Icon common x 96-segment
- Direct Interface with both of 68 and 80 type MPU
- Serial Interface
- Programmable Duty Ratio ; 1/16 or 1/17 Duty
- Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Column Address Set, Status Read, All On/Off, Icon Display, Read Modify Write, Common Driver Order Assignment, Power Saving, and Scroll ON/OFF.

- Power Supply Circuits for LCD Incorporated
 Step up Circuits, Regulator, Voltage Follower x 4
- Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage 2.4V ~ 5.5V
- LCD Driving Voltage 6.0V ~ 13.5V
- Package Outline Chip / Bumped Chip / TCP
- C-MOS Technology



■ PAD LOCATION



Chip Center Chip Size X=0um, Y=0um

Chip Thickness 400um ± 30um

X=6.54mm, Y=3.54mm

Bump Size

50um x 110um

Bump Height

25um TYP.

Bump Material

Au

Four PADs illustrated with this mark are the alignment marks for COG.




■ PAD COORDINATES

Chip Size 6.54mm x 3.54mm(Chip Center X=0um,Y=0um)

DAD N	T :	1 v_/ .	Ty_(:		T-=	1,,,,	T		' '	,	
PAD Na 1	Terminal DERQ	X=(μ m) -2813	Y=(μ m) -1603	PAD No.	Terminal	X=(μ m)	Y=(μ m)	PAD No.	Terminal	X=(μ m)	Y=(μ m)
	CS			51	SEG ₁₂	2840	1602	101	SEG ₆₂	-1161	1602
	SI	-2582 -2435	-1603	52	SEG ₁₃	2760	1602	102	SEG ₆₃	-1241	1602
4	C86	-2433	-1603 -1603	<u>53</u> 54	SEG ₁₄	2680	1602	103	SEG _{6.4}	-1321	1602
5	A0	-2141	-1603	55	SEG ₁₆	2600	1602	104	SEG _{6 5}	-1401	1602
6	WR	-1993	-1603	<u> 55</u>	SEG ₁₇	2520 2440	1602	105	SEG ₆	-1481	1602
7	RD	-1846	-1603	57	SEG ₁₈	2360	1602	106	SEG ₆₇	-1561	1602
8	V DD	-1721	-1603	58	SEG ₁₉		1602	107	SEG ₆₈	-1641	1602
9	Do	-1401	-1603	59	SEG ₂₀	2280 2200	1602	108	SEG ₆₉	-1721	1602
10	D ₁	-901	-1603	60	SEG ₂₁	2120	1602	109	SEG ₇₀	-1801	1602
11	D ₂	-401	-1603	61	SEG ₂₂	2040	1602 1602	110	SEG71	-1881	1602
12	D ₃	99	-1603	62	SEG ₂₃	1960		111	SEG72	-1961	1602
13	D ₄	599	-1603	63	SEG ₂₄	1880	1602	112	SEG ₇₃	-2041	1602
14	D ₅	1099	-1603	64	SEG ₂₅	1800	1602	113	SEG74	-2121	1602
15	D ₆	1599	-1603	65	SEG ₂₆	1720	1602	114	SEG ₇₅	-2201	1602
16	D 7	2099	-1603	66	SEG ₂₇	1640	1602 1602	115	SEG76	-2281	1602
17	V ss	2450	-1603	67	SEG ₂₈	1560		116	SEG ₇₇	-2361	1602
18	Vout	2562	-1603	68	SEG ₂₉	1480	1602 1602	117	SEG78	-2441	1602
19	C1 +	2674	-1603	69	SEG ₃₀	1400		118	SEG ₇₉	-2521	1602
20	C1 -	2786	-1603	70	SEG _{3 1}	1320	1602 1602	119	SEG _B o	-2601	1602
21	C2 ⁺	2898	-1603	71	SEG ₃₂	1240		120	SEG _{8 1}	-2681	1602
22	C2	3010	-1603	72	SEG ₃₃	1160	1602	121	SEG _{B 2}	-2761	1602
23	V ₅	3106	-1415	73	SEG ₃₄	1080	1602	122	SEG _{B 3}	-2841	1602
24	VR	3106	-1303	74		1000	1602	123	SEG ₈₄	-2921	1602
25	V DD	3106	-1191	75	SEG ₃₅	920	1602 1602	124	SEG ₈₅	-3001	1602
26	V 1	3106	-1079	76	SEG _{3.7}	840	1602	125	SEG ₈₆	-3107	995
27	V ₂	3106	-967	77	SEG ₃₈	760	1602	126 127	SEG ₈₇	-3107 -3107	915
28	V ₃	3106	-855	78	SEG ₃₉	680	1602	128	SEG _{8.9}	-3107	835 755
29	V ₄	3106	-743	79	SEG ₄₀	600	1602	129	SEG _{9 0}	-3107	675
30	V 5	3106	-631	80	SEG ₄₁	520	1602	130	SEG _{9 1}	-3107	595
31	Co	3106	-365	81	SEG ₄₂	440	1602	131	SEG _{9 2}	-3107	515
32	C 1	3106	-285	82	SEG ₄₃	360	1602	132	SEG _{9 3}	-3107	435
33	C ₂	3106	-205	83	SEG44	280	1602	133	SEG ₉₄	-3107	355
34	C ₃	3106	-125	84	SEG ₄₅	200	1602	134	SEG ₉₅	-3107	275
35	C ₄	3106	-45	85	SEG ₄₆	120	1602	135	C 16	-3107	195
36	C 5	3106	35	86	SEG ₄₇	40	1602	136	C 14	-3107	115
37	Св	3106	115	87	SEG ₄₈	-41	1602	137	C 13	-3107	35
38	C 7	3106	195	88	SEG ₄₉	-121	1602	138	C 12	-3107	<u>-45</u>
39	SEG o	3106	275	89	SEG ₅₀	-201	1602	139	C 11	-3107	-125
40	SEG 1	3106	355	90	SEG ₅ 1	-281	1602	140	C 10	-3107	-205
41	SEG 2	3106	435	91	SEG _{5 2}	-361	1602	141	C ₉	-3107	-285
42	SEG 3	3106	515	92	SEG _{5 3}	-441	1602	142	C ₈	-3107	-365
43	SEG 4	3106	595	93	SEG ₅ 4	-521	1602	143	COMI	-3107	-445
44	SEG 6	3106	675	94	SEG 5 5	-601	1602	144	T ₂	-3107	-603
45	SEG 6	3106	755	95	SEG ₅₆	-681	1602	145	T ₁	-3107	-750
46	SEG 7	3106	835	96	SEG ₅ 7	-761	1602	146	SCL	-3107	-750 -897
47	SEG 8	3106	915	97	SEG ₅₈	-841	1602	147	DUMMY	-3107	-1009
48	SEG 9	3106	995	98	SEG _{5.9}	-921	1602	148	CLI	-3107	-1121
49	SEG10	3000	1602	99	SEG ₆₀	-1001	1602	149	P/S	-3107	-1121
50	SEG ₁₁	2920	1602	100	SEG ₆₁	-1081	1602	150	RES	-3107	
					J = 40 1	1001	1002	150	IVE9	-5107	-1415

PAD №	Terminal	X=(μ m)	Y=(μ m)
ALIGNMENT	A1	-3133	-1629
AL I GNMENT	A2	3132	-1629
ALIGNMENT	B1	3132	1608
ALIGNMENT	B2	-3133	1608

■ BLOCK DIAGRAM





■ TERMINAL DESCRIPTION

No.	Symbol	1/0	Function
8,25	V DD	Power	V_{DD} =+5V (Less than 4.5V should be apply when voltage tripler using.)
17	V ss	GND	V ss = 0V
26 27 28 29 23,30	V 1 V 2 V 3 V 4 V 5	Power	LCD Driving Voltage Supplying Terminal. If internal voltage tripler does not use, supply each level from outside maintained following relation. V DD ≥ V 1 ≥ V 2 ≥ V 3 ≥ V 4 ≥ V 6 When internal power supply is on, internal circuits generated and supply following LCD bias voltage to V 1 ~ V 4 terminals.
			Term. V 1 V 2 V 3 V 4
			Volt. V 5 +4/5V LCD V 6 +3/5V LCD V 6 +2/5V LCD V 6 +1/5V LCD
19 20 21 22	C1 ⁺ C1 ⁻ C2 ⁺ C2 ⁻	0	Step up capacitor connecting terminals. In case of tripler operation, connect the capacitor between C1 $^+$ and C1 $^-$, C2 $^+$ and C2 $^-$. In case of doubler operation, connect the capacitor between C2 $^+$ and C2 $^-$, connect C2 $^+$ to C1 $^+$, and C1 $^-$ should be open.
18	Vout	0	Step up voltage output terminal. Connect the step up capacitor between this terminal and V $_{\mbox{\scriptsize ss}}$.
24	VR	1	Voltage adjust terminal. V $_{5}$ level is adjusted by external bleeder resistance connect between V $_{\rm DD}$ and V $_{\rm B}$ terminal.
145,144	Τ 1 ,Τ 2	1	LCD bias voltage control terminals. T_1 T_2 Step up cir. Voltage Adj. V/F Cir.
9 ~ 16	D ° D 7	1/0	Tri-state bilateral. Data I/O terminal when 8-bit parallel operation.
5	AO	-	Connect to the Address bus of MPU. The data on the Do to Dr is distinguished Display data or Instruction by this signal. A0 H L Dist. Display Data Instruction
150	RES	1	Reset terminal. When the RES terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of RES.
2	cs	ı	Chip select terminal. Data input/output are available during CS="L".
7	RD (E)	I	< <u>When</u> interface with 80 type MPU> RD signal of 80 type MPU input terminal. Active"L". During this signal "L", the data bus becomes as output terminal. <when 68="" interface="" mpu="" type="" with=""> Enable clock of 68 type MPU input terminal. Active "H".</when>



No.	Symbol	1/0		F	uncti	o n							
6	WR (R/W)		Connec The dat <when int<="" td=""><td colspan="10"></td></when>										
4	C86		C86										
3	SI	1	Serial data	erial data input terminal.									
146	SCL		SI data in	Serial data clock signal input terminal. SI data input at the rise edge of SCL in successively. It convert to the parallel data at the 8th SCL clock rise edge.									
149	P/S	ı	Serial or p	arallel interfac	ce select termina	al.							
			P/S	Chip Select	Data/Command	Data	Read/Write	Serial CLK					
			"H"	CS	A0	D o~ D 7	RD, WR	_					
			<u>"L"</u>	cs	A0	SI	Write only	SCL					
					and status read	operation is	impossible w	hen					
			fixed "H • When s	select the serial interface. • When select the parallel interface (P/S="H"), SI and SCL must be fixed "H" or "L". • When select the serial interface (P/S="L"), RD and WR must be fix "H" or "L", and D o to D o becomes to the high impedance state.									
148	CLI	1	External of	lock input terr	minal.								
1	DREQ	0	Data requ	est signal out	put terminal.(at t	he scroll O	N) Active"H".						
147	DUMMY		DUMMY t	erminal. No	rmally open.								



No.	Symbol	1/0	F	un	ctio	n							
31 ~ 38	C ° ~	0	Common output termSegment output term	CD drive output terminals. Common output terminals : C o to C 16 Segment output terminals : SEG o to SEG 95 Segment output terminal Segment driving output terminals. The following output voltage is selected by combination of FR and data in the RAM.									
39 ~ 134	SEG。 ~ SEG 96		Segment driving outp										
135	C 15	┨	RAM	July July 10 mago									
~	~				Normal	Reverse							
142	Св			H.	V DD	V ₂							
				H	V ₅	V 3 V DD V 5							
			Common Output Terr Common driving outputs selected by combinations	ut termin	nals. The f R and com	following outpo nmon scanning	ut voltage is g data.						
			Scan data	FR	Output	Voltage							
			Н	H		V 5							
				╅	<u> </u>	V DD							
				Ĺ		V 4							
		0	loop common cutrust ton	con common output terminal.									
143	СОМІ	ັ	•		Display in	struction exec	cution.						

(Terminal 147 is NC)



Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag output from D 7 terminal when status read instruction is executed.

If enough cycle time over than t_{CYC} indicated in the bus timing characteristics is kept, no need to check the busy flag and it realized high performance for the MPU.

(1-2) Line Counter

The Line Counter is reset at the FR signal changing and counts up by synchronizing common signal cycle and generate the line address which addressing the read out line of Display Data RAM.

(1-3) Column Address Counter

The column address counter is 8-bit presettable counter which addressing the column address as shown in Fig. 1. This counter increments (+1) up to (A0) H when the Display Data Read/Write instruction is execute d. This counter auto-increments (+1) up to (A0) H but accessing to the display data RAM over than (6F) H is forbidden.

Furthermore, this counter is independent with the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Dat a RAM correspondence to the Segment Driver.

(1-4) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the data by changing the page, the page address set instruction is required. Page address "2"(D $_{2}$ ="H" and D $_{2}$ = "L") is Icon RAM area, the data only for the D $_{2}$ is valid.

(1-5) Display Data RAM

Display Data RAM consists of 1,904 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). The each bit in the Display Data RAM correspond to the each dot of the LCD panel and control the display by following bit data.


When Normal Display : On="1" , Off="0" When Inverse Display : On="0" , Off="1"

The Display Data RAM output 112-bit parallel data addressed by the line counter, and these data are set in to the Display Data Latch.

This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rew riting.

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig. 1.






Correspondence with Display Data RAM and Address (COMI can be used in case of 1/17 Duty Set)

Correspondence with column address and LCD output
(When the "On" states, the relation between column address and LCD outputs are shifting)

● No Scroll(same as scroll "Off" state)



● 15 bits scroll




Fig. 1



(1-6) Common and Segment Driver Assignment

The scanning order can be assigned by setting A3 of the Output Assignment Register as shown Table 1. The location of Segment Drivers are fixed at any time.

Table 1

Register	,		Common	Output Ter	min al s	
^^	PAD No.	38	31		142	135
A3	Pin name	C,	Co		Св	C _{1.5}
0		COM ₇	< COM₀		COMB	> COM _{1 5}
1		COMa	> COM ₁₅	[COM,	< COM₀

The Icon display is regardless with this function, therefore the Icon Display instruction must be executed when the Icon display is needed. In this time, the Icon display driver COMI is fixed to COM 16 timing regardless the other Common Driver assignment.

(1-7) Reset Circuits

The NJU6580 performs following initialization when the RES input is put on the "L" level.

Initialization

- 1 Display Off
- 2 Normal Display(Non-inverse display)
- 3 Icon Display Reset
- 4 ADC Select : Normal (ADC Instruction D . ="0")
- S Read Modify Write Mode Off
- 6 Internal Power supply(Step up) circuits Off
- ⑦ Clear the serial interface register
- 8 Set the address (00) H to the Column Address Counter
- 9 Set the page "0" to the Page Address Register
- (II) Select the D 3 of the Output Assignment register to "0"
- (1) Set the EVR register to (00) H
- 12 Scroll Off
- 3 Set the 8x8bit Mode to the Scroll ,Set the speed 4 to the Scroll speed.
- Release the All page to the Scroll page.

The RES terminal connect to the Reset terminal of MPU to reset at same time as shown in "MPU Interface E xample". The reset signal require over than 10us RES="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of RES signal, the normal operation is starting.

In case of the internal power supply(Step up) circuits do not use, the RES terminal must be "L" when external power supply turn on. RES="L" input reset internal register and set above default, but oscillation circuits and output terminals like as D o through D or are no influence.

No initialization by RES when power turns on, will make Hung up condition, therefore please initialize by the RES when power turns on. By the reset Instruction performs only ® through ①, ③, ④ mentioned in above.

The noise into the RES terminal should be cared when of the application design to avoid the error function.



(1-8) LCD Driving

(a) LCD Driving Circuits

NJU6580 incorporate 113 LCD Drivers like as 96 Segment drivers, 16 Common drivers and 1 Icon common driver. Common drivers incorporate the shift register which scanning the common display signal.

The combination among the Display data, COM scan signal and FR signal define the LCD driving output volta ge. The output wave form is mentioned in the Fig. 8.

(b) Line Data Latch Circuits

Line Data Latch stores 112-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver. The Line Data Latch Circuits latches CO Mn+1 data at COMn timing to performs smooth data shifting. (Fig. 2)

The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display D ata RAM is no change and keep on remaining.

(c) Line Counter and Latch signal of Latch Circuits

The clock for Line Counter and latch signal for the Latch Circuits are generated from display clock. The line address is renewed by synchronizing with display clock and 112 bits display data are latched into display latch circuits synchronizing with display clock then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

(d) Line Data Shift Circuits

When the scroll "On" state the Line Data Shift Circuits shift maximum 15 bits toward the SEG o which input the line data from Line Data Latch Circuits, then output to Display Data Latch Circuits.

In case of scroll "Off" state, the data input to the Line Data Shift Circuits output to the Display Data Latch without shift.


(e) Display Data Latch Circuits

The Display Data Latch Circuits temporally stores 96 bits display data (which) shift 0 to 15 bits by the Line Da ta Shift Circuits and output to the segment drivers.



Output RAM Data to Segment

< Data Format >






Fig. 2

(f) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock and Dr iving Signal FR. The Frame Signal FR has a function to generate the 2 frame alternative driving method wav eform for the LCD panel.

(g) Common Timing Generation

The common timing is generated by display clock.








Fig. 3

(h) Fundamental Clock

The Fundamental Clock is input the CLI terminal to external. It is used as display timing signal source and the clock for step up circuits for LCD driving. The fundamental clocks output frequency is divided by 384 which is used as display clock CL.

(i) Power Supply Circuits

Internal Power Supply Circuits generate the High voltage and Bias voltage which required by the LCD. The power Supply Circuits consist of Step up(Tripler or Doubler) Circuits, Regulation Circuits, and Voltage Followe r. Though the internal Power Supply designed for small size LCD panel, therefore it will not use for the large size LCD panel application. If the contrast is no good in those application, please use external power supply supplied more high current.

The suitable values of the capacitors connecting to the V1 to V5 terminals and the step up circuit, the feedb ack resistors for V5 operational amplifier depend on the LCD panel. And the power consumption in the LCD panel is changeable with the display patarn. Therefore a trial with actual module should be practiced.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction.

When the Internal Power Supply Off Instruction is executed, all of the step up circuits, regulation circuits, vol tage follower circuits are off. In this time, the bias voltage of V $_1$, V $_2$, V $_3$, V $_4$, and V $_5$ for the LCD supply from outside, terminals C1 $^+$, C1 $^-$, C2 $^+$, C2 $^-$, and VR are open. The status of internal power supply can select by T $_1$ and T $_2$ terminal. The external power supply can be used together with some of internal power supply function.


Table 3. (*:Don't Care)

Τı	Τ₂	Step up	Voltage Adj.	Buffer (V/F)	Ext. Pow Supply	C1+,C1-,C2+,C2-	VR Term.
L	*	0	0	0	-		
Н	L	×	0	0	V out	OPEN	
Н	Н	×	×	0	V s. V ou t	OPEN	OPEN


When (T 1, T 2)=(H, L), the terminal for step up circuits of C1 +,C1 - C2 +,C2 - are open due to the step up circuits doesn't work and supply the LCD driving voltage to the V OUT terminal from outside. And in case of (T 1, T 2)=(H, H), terminals for step up circuits and VR are open, and supply the LCD driving voltage from o utside due to the Step up circuits and Voltage adjust circuits are stop its operation.

O Examples for application circuits of the internal Power Supply

(1)None of the internal power supply functions.




(2) All of the internal power supply functions. (Step up, Voltage Adj., Buffer(V/F))



(3)Some of the internal power supply functions.

(Voltage Adjust., Buffer(V/F))



🛇 : These switches should be open during the power save mode.



(2) Instruction

The NJU6580 distinguish the signal on the data bus by combination of A0, RD and WR. Normally, the busy check is not required as the NJU6580 is operating so first because of the decode of the instruction and ex ecution are performs only depend on the internal timing which not depend on the external clock. In case of serial interface, the data input as MSB first serially.

The Table. 3 shows the instruction codes of the NJU6580.

			Table	3.1	nstru			е					
	lm same sakt som			tin.			de	_		<u> </u>		Γ	.
(4)	Instruction	A0	RD	WR	D 7	_	D ₅		-		D ₁	D ₀	Description
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD Display ON/OFF 0:OFF 1:ON
(2)	Page Address Set	0	1	0	1	0	1	1	*	*		ge dd.	Set the page of DD RAM to the Page Add. Register
(3)	Column Address Set High Order 4bit	0	1	0	0	0	0	1		gh O		l.	Set the Higher order 4 bits Column Address to the Reg.
(4)	Column Address Set Lower Order 4bit	0	1	0	0	0	0	0		wer o			Set the Lower order 4 bits Column Address to the Reg.
(5)	Status Read	0	0	1	;	Statu	s	•	0	0	0	0	Read out the internal Status
(6)	Write Display Data	1	1	0			Wr	ite D	ata				Write the data into the Display Data RAM
(7)	Read Display Data	1	0	1			Re	ad D	ata				Read the Data from the Display Data RAM
(8)	ADC Select	0	1	0	1	0	1	0	0	0	0	0	Set the DD RAM vs Segment 0:Normal 1:Inverse
(9)	Normal or Inverse of On/Off Set	0	1	0	1	0	1	0	0	1	1	0	Inverse the On and Off Display 0:Normal 1:Inverse
(10)	Whole Display On	0	1	0	1	0	1	0	0	1	0	0 1	Whole Display Turns On 0:Normal 1:Whole Disp. On
(11)	Icon Display	0	1	0	1	0	1	0	1	0	1	0	Set the Duty Ratio 0:No Icon 1:With Icon
(12)	Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the Column Add. Register when writing but no-change when reading
(13)	End	0	1	0	1	1	1	0	1	1	1	0	Release from the Read Modify Write Mode
(14)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
(15)	ComOutput / Scroll Set Up	0	1	0	1	1	0	0	А3	М	S1	S0	Set the COM (A3) and Scroll (M,S0,S1)
(16)	Internal Power Supply On/Off	0	1	0	0	0	1	0	0	1	0	0 1	0:Int. Power Supply Off 1:Int. Power Supply On
(17)	LCD Driving Voltage Set	0	1	0	1	1	1	0	1	1	0	1	Set LCD Driving Voltage after the internal(external) power supply is turn on
(18)	EVR Register Set	0	1	0	1	0	0		Se	tting	Data		Set the V 5 output level to the EVR register
(19)	Power Save (Dual Command)	0 0	1	00	1	00	1	00	1 0	1	1 0	0	Set the Power save Mode
(20)	Scroll Page Set	0	1	0	0	1	*	*	*	*	P1	P0	Set the Scroll Page P*=0:Used Scroll P*=1:No Scroll
(21)	Scroll On / Off Set	0	1	0	1	0	1	0	1	0	0	0 1	Scroll ON/OFF 0:OFF 1:ON
(22)	Data Request Reset	0	1	0	0	0	1	0	0	0	0	0	Reset the Data Request Signal

(*:Don't Care)



(3) Explanation of Instruction Code

(a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

		R/W								
A0	RD	WR	D 7							- D .
0	1	0	1	0	1	0	1	1	1	D
	D	0: Displa	y Off							
		1: Displa	y On							

(b) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected. The access in the Display Data RAM is available by setting the page and column address(Refer the Fig. 1.). The display is no influence by changing the page addressed. Page 2 is a loon display data area which available only for the D₀.

A0 RD	R/W WR	Dη			-				D ₀	
0 1	0	1_1_	0	1	1	•	*	A 1	Αο	(*:Don't Care)
		Α	1		Αο			Page		
		C)		0		I	0]
		C)		1		ľ	1		
		1	<u> </u>		0			2		

(c) Column Address

When MPU access the Display Data RAM, page address set(refer(b) in front page) and column address set a re required before the data writing. The column address set performs twice address setting of higher order 4 bits and lower order 4 bits. When the MPU access the Display Data RAM continuously, the column addres s increase "1" automatically, therefore, the MPU can access the data only without address setting. This conver auto-increment up to (A0) H, but accessing to the display data RAM over than (6F) H is forbidden. After writing 1 page data, page address setting is required due to page address doesn't increase automaticall y.

Higher Order

U		U	1 0		10	' .		7 7 6	A 5	A 4
0	1	0	0	0	0) A	3 A 2	A 1	А。
A 7	A 6	A 5	Α 4	A 3	A 2	Αı	Αo	Colun	n Addr	ess
0	0	0	0	0	0	0	0		00	
0	0	0	0	0	0	0	1		01	
0	1	1	0	_ 1	1	1	1		6F	



(d) Status Read

This instruction read out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

			RW								
_	A0	RD	WR	D 7							D o
	0	0	1	BUSY	ADC	ON/OFF	RESET	0	. 0	0	0

BUSY : BUSY=1 indicate the operating or the Reset cycle.

The instruction can be input after the BUSY status change to "0".

ADC

: Indicate the output correspondence of column(segment) address and segment driver.

0 :Counterclockwise Output(Inverse) Column Address 95-n \longleftrightarrow Segment Driver n

1 :Clockwise Output

(Normal) Column Address n ←→ Segment Driver n

(Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF: Indicate the whole display On/Off status.

0 : Whole Display "On"

1 : Whole Display "Off"

(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET: Indicate the initialization period by RES signal or reset instruction.

0:

1 : Initialization Period

(e) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM. The column address increas e "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM witho ut any address setting after the start address setting.

		R/W		
A0	RD	WR	Dτ	D •
1	1	0		WRITE DATA

(f) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page add ress. The column address increase "1" automatically when reading, therefore, the MPU can read the 8-bit da ta from the Display Data RAM without any address setting after the start address setting. One time of dumm y read is required after column address set as explain in "(5-5) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data can not be readout.

			R/W		
	٠0	RD	WR	D 7	D o
1		0	1		READ DATA



(g) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver out put. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no r estriction of the LSI placement against the LCD panel.

Α0	RD	R/W WR	Dγ							- D .
0	1	0	1	0	1	0	0	0	0	D

D 0: Clockwise Output (Normal)

1: Counterclockwise Output (Inverse)

(h) Normal or Inverse On/Off Set

This instruction set the normal or inverse turn on and turn off for whole display. The contents of Display Dat a RAM is no changed by this instruction execution.

A0	RE	WR	Đ							- D o
0	1	0	1	0	1	0	0	1	1	D
	0:	Normal	RAM d	ata "1"	corresp	ond to	"On"			
	1:	Inverse	RAM d	ata "0"	corresp	ond to	o "On"			

(i) Whole Display On

This instruction executes the all pixel terns on regardless the contents of the Display Data RAM. In this time, the contents of Display Data RAM is no change and is kept. This instruction takes over precedence over the "Normal or Inverse On/Off Set Instruction".

		HVVV								
A0	RD	WR	D ₇							Do
0	1	0	1	0	1	0	0	1	0	D

D 0: Normal Display

1: Whole Display turns on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits put on the power save mode(refer to the (r) Power Save).

(j) Icon Display

This instruction set the 1/33 duty for the Icon Display. The COMI terminal operate as COM $_{32}$ and output the icon display data stored in D $_{0}$ of Display Data RAM page 4(refer to the Fig. 1).

		RW								
A0	RD	WR	Dτ	-				-		- D 。
0	1	0	1	0	1	0	-1	0	1	D
E	0: 1	/16 Duty								

1: 1/17 Duty




(k) Read Modify Write

This instruction set the Read Modify Write Mode which performs the column address increment. During the Read Modify Mode, the column address increase "1" automatically when the Display Data Write Instruction is executed, but the address is no change when the Display Data Read Instruction is executed. This status is continued during End instruction execution. When the End instruction is entered the column address back to the address where the Read Modify Write instruction entering. By this function, the load of MPU for examp le cyclic data writing operation like as cursor blink etc., can be reduced.

	AO	<u>RD</u>	R/W WR	n -							. n	
į	0	1	0	1	1	1	0	0	0	0	0	1

Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.


(I) Sequence of cursor display





(m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.



(n) Reset

This instruction executes the following initialization.

Initialization

- 1 Set the Address (00) H to the Column Address Counter.
- ② Set the page "0" to the Page Address Register.
- 3 Select the D 3 of the Output Assignment register to "0"
- Set the EVR register to (00) H
- 5 Set the 8x8bit Mode to the Scroll ,Set the speed 4 to the Scroll speed.
- 6 Release the All page to the Scroll page.

In this time, there are no influence to the Display Data RAM.

		R/W								
A0	RD	WR	Dτ							Do
0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the RES terminal must be required for the initialization when the power terns on. Substitution of Reset Instruction for the reset signal input to the RES terminal is not allowed.

(o) COM Output / Scroll Set Up

This instruction set the Common Driver scanning order and Scroll states.

Α0	RD	RW WR	D 7							D o
0	1	0	1	1	0	0	Аз	М	S1	S0

A $_3$: Set the Common Driver scanning order. (Refer to 1-6)

M : Set the Scroll Dot of 1-Characters

0: 8x8 Dot Mode 1:16x16 Dot Mode

S0,S1 : Set the Scroll Speed in 4-step

	Scroll Speed	S1	S0	<cli=400khz, 1="" 16duty=""></cli=400khz,>
fast	4	0	0	· · · · · 32.6 dot/sec
1	3	0	1	· · · · · · 16.3 dot/sec
↓	2	1	0	· · · · · · 8.1 dot/sec
slow	1	1	1	· · · · · 4.1 dot/sec

(p) Internal Power Supply

This instruction set the internal Power Supply On/Off. Step up circuits, Voltage Regulator and Voltage Follow er are activated when set the On. To operate the step up circuits, the operation of oscillation circuits is required.

0	1	0	0	0	1	0	0	1	0	D
A0	RD	WR	Dτ							- D 。
		R/VV								

D 0: Internal Power Supply Off

1: Internal Power Supply On

The internal Power Supply must be Off when external power supply using.



(q)LCD Driving Voltage Set

This instruction sets LCD driving voltage V1 \sim V4 and output LCD driving waveform through the COM/SEG terminals.

	A0	- PD	R/W WR	_							_	
-	70	_ עע	VVIC	, U 7							_ D 。	
L	0	1	0	1	1	1	0	1	1	0	1	


NJU6580 contains operational amplifiers for LCD bias voltage V1 \sim V4. These amplifiers current are reduced in order to realize low power consumption. Because of this reduction, LCD driving voltage V1 \sim V4 might be unstable just after the internal power supply is turned on.

LCD Driving Voltage Set instruction is prepared for this unstableness.

● LCD driving power supply ON/OFF sequences

The following sequences are required when the power supply is tuned on/of.

When the power supply is tuned on again after the turn off (by the power save instruction), the power save rel ease sequence mentioned in (s) is required.




- *1 This instruction is required in both cases of the internal and external power supply.

 Until "LCD driving voltage Set" execution, NJU6580 operating current is higher than usual state and all C

 OM/ SEG terminals output V DD level continuously except LCD driving waveform.
- *2 The wait time depends on the C 3 ~ C 7, C OUT capasitors((4) (d)Fig.5), V DD and V LCD voltage.

 Therefore a test on actual module should be practiced. Refer to the following graph.





(r) EVR Register Set

This instruction set the LCD Display contrast which is controlled by the voltage adjust circuits. When this inst ruction execute, the internal Electrical Variable Resistor(EVR) to change the V $_6$ output voltage, generate one voltage from 32 voltage state. The range of V $_6$ output level can be adjusted by the external resistance. F or more detail, please refer to the "(4)(b) Voltage Adjust Circuits".

A0	RD	WR	D 7				- D o
0	1	0	1	0	0 A ₄	A 3 A 2 A 1	Αο
	A 4	А з	A 2	A 1	Αo	VLCD	V LCD =V DD -V 5
	0	0	0	0	0	Low	
			:				When EVR doesn't use, set the
			:				EVR register to (0,0,0,0,0).
L	1	1	1	1	1	High	J


(s) Power Save(Dual Command)

When both of Display Off and Whole Display On are executed, the internal circuits put on the power save mo de and the operating current is reduced as same as stand by current.

The internal status in the Power Save Mode is as follows:

- (1) Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- Stop the LCD driving. Segment and Common drivers output V DD level.
- 3 Keeping the display data and operating mode as before the power save mode.
- 4 All of LCD driving bias voltage fixed to the V DD level.

The power save and its release should be performed according to the following sequences.



- *1 Power save mode requires dual-instruction. After the second instruction" whole Display ON", the power save mode starts.
- *2 In the power save release sequence, the Display ON instruction should be performed after the Normal Display instruction. The power save mode is released after the Normal Display instruction.
- *3 Until "LCD driving voltage set" execution, NJU6580 operating current is higher than usual state and all COM/SEG terminals output $V_{\ DD}$ level continuously except the LCD driving waveform.
- *4 In case of external bleeder resistors, cut current on these resistors electrically and fix them to V_{DD} or float them before the power save mode or at the same time. At this time V_{DDT} terminal should be floated or connected to the lowest voltage level of the system.
- *5 In case of the external power supply, it should be turned off before the power save mode or at the same time, and V out terminal should be floated or connected to the lowest voltage of the system.



(t) Scroll Page Set

This instruction sets some Scroll Pages at the same time.

In case of 16x16 dots scroll mode, P $_3$ to P $_0$ data must be set from the following table.

A0_	RD	WR	Dη							D .	<16	5 × 16	dot scr	oll mode>
_ 0	1	0	0	1	*	*	*		Pı	Р。]	P,	Po	1
				No Sc				(*:Dor	i't Care)		•	1	1	1
			1:	Scroll								0	0	

(u) Scroll On/Off

This instruction sets the horizontal scroll On/Off.

When this instruction execute, the scroll performs under the condition set by both of COM Output, Scroll Set Up and Scroll Page Set instruction. When stop the scroll by this instruction, the scroll is not stopped immediat ely but after 7 dots (8x8 dots mode) or 15 dots (16x16 dots mode) shift performs completely.

A0	RD	WR	D 7							- D .
0	1	0	1	0	1	0	1	0	0	ΤĎ
	D 0	: Scroll	OFF			·		- 1		
	1	: Scroll	ON							

(v) Data Request Reset

One character shift performs completely during the scroll operation, the DREQ terminal output the Data Requ est signal to the MPU. After rewrite the display data in the RAM, reset the DREQ terminal by this instructions required.

The timing of Data Request signal set is :


- In case of 16x16 dot mode : timing of COM 14
- · In case of 8x8 dot mode : timing of COM s , COM 14



(4) Internal Power Supply

(a) Voltage tripler

Three times negative voltage($V_{\,D\,D}$ common) of the voltage $V_{\,D\,D}$ -V $_{\,S\,S}$ is output from $V_{\,0\,U\,T}$ terminal when connecting three capacitor between C1 $^+$ and C1 $^-$, C2 $^+$ and C2 $^-$, V $_{\,S\,S}$ and V $_{\,0\,U\,T}$. In case of the voltage doubler operation, connect the two capacitor between C2 $^+$ and C2 $^-$, V $_{\,S\,S}$ and V $_{\,0\,U\,T}$, then connect the C1 $^+$ and C2 $^+$ terminals. Step up circuits like as Voltage Tripler or Doubler using a oscillation circuits output as its clock signal, therefore, the oscillation circuits operation is required when step up operation. The voltage relation regarding the step up circuits is shown in below. When voltage tripler operation, the operation voltage V $_{\,D\,D}$ should be less than 4.5V.



Voltage relation in Tripler

(b) Voltage Adjust Circuits

The step up voltage of $V_{\sigma UT}$ output from V_{δ} through the voltage adjust circuits. The output voltage of V_{δ} is adjusted by changing the Ra and Rb within the range of $|V_{\delta}| < |V_{\sigma UT}|$. The output voltage can calculated by the following formula.




Fig. 4

Where, the V REG is a constant voltage in the NJU6580 like as V REG = 2.5V.

To adjust the output voltage from V_5 , connect the variable resistance among VR, V_{DD} and V_5 as shown in Fig. 4. When fine tuning for V_5 is needed, combine with the fixed resistance of R1, R3 and variable resistance of R2 is recommended as shown in Fig. 4.

Design example for R1, R2 and R3 (reference)

- · R1+R2+R3=5M Ω (Determined by the current flown between V_{DD}-V₅)
- Variable voltage range by the R2. -2.5V ~ -4.5V (V DD -V 5 → 7V ~ 9V)
 (Determined by the LCD electrical characteristics)

R1, R2 and R3 are calculated by above conditions and the formula of ① to mentioned below;

R1=1.388M Ω

R2=0.388M Ω

R3=3.214M Ω

The voltage adjust circuits has a temperature coefficient against the V_{REQ} output. If necessary, please connect the thermistor to the voltage adjust circuits serially.

To avoid the noise trouble, short wiring or sealed wiring is required for VR terminal input due to the VR terminal is high impedance.




(c) Contrast Adjustment by using the EVR function

To use EVR function, the LCD driving voltage of V $_{5}$ which controls LCD display contrast can adjust by the instruction. The EVR function is executed to set the 5 bits data into the EVR resistor and determine the one output voltage status out of 32 prefixed voltage status.

When execute the EVR function, set the T $_1$ and T $_2$ except the "H, H" and execute the Internal Power Supply On instruction.

[External parts constants setting example when EVR function using / reference]



(1) Determine the V 5 voltage range controlled by EVR.

LCD Driving Voltage
$$V_{DD}$$
- V_{5}

$$7V \sim 9V$$

The range of V 5

(2) Determine the Rb.

Rb = [The range of
$$V_5$$
] / I_{REF}

(32 status I REF
$$\stackrel{.}{=}$$
 5 μ A constant current)

Rb =
$$2V/5 \mu A = 400k \Omega$$

(3) Adjust the Ra

Ra =
$$\frac{V_{REG}}{([LCD Driving Voltage]-V_{REG})/Rb}$$

Ra =
$$\frac{2.5 \text{ V}}{(7\text{V}-2.5\text{V})/400\text{k }\Omega}$$
 = 222k Ω


(4) Adjust the Ra


Adjust the Ra to good contrast of LCD display after the (D $_4$,D $_3$,D $_2$,D $_1$,D $_0$) of EVR register set to (1, 0, 0, 0, 0) or (0, 1, 1, 1, 1). When the EVR using, Ra use a variable resistance and contrast adjustment mentioned in (4) for each chip is required due to the I REF is simple constant current source.

<u>When</u> the EVR function does not use, the (D $_4$,D $_3$,D $_2$,D $_1$,D $_0$) of EVR register set to (0, 0, 0, 0, 0) by the RES signal or the EVR Register Set instruction.



*) V_{REG} , I_{REF} depends on the voltage between V_{DD} and V_{GUT} , the operating temperature. Please refer to the following graphs.








(d) LCD Driving Voltage Generation Circuits


The LCD driving bias voltage of V_1 , V_2 , V_3 , V_4 are generated internally to divide the V_5 voltage by the bleeder resistance. And its supply to the LCD driving circuits after convert the impedance.

As shown in Fig. 5 capacitor are required for each LCD driving voltage terminal as a voltage stabilizing. And the value of capacitor C3 to C7 determine by combine with the actual LCD panel.

Using the internal Power Supply

Using the external Power Supply





Reference set up value VLCD = VDD - V5 ≒ 7 ~ 9 V

ltem	Value
C 1 · C 2	4.7~10µF
C 3~C 7	0.1~0.47µF
R1	1.388ΜΩ
R2	0.388ΜΩ
R3	3.214ΜΩ

Fig. 5

- *1 Short wiring or sealed wiring is required for the VR terminal due to the high impedance of VR terminal.
- *2 Following connection of V our is required when external power supply using.

When
$$V_{SS} > V_5$$
 - $V_{OUT} = V_5$
When $V_{SS} \le V_5$ - $V_{OUT} = V_{SS}$



(5) MPU Interface

(5-1) Interface type selection

NJU6580 can interface by using both of 8 bit bilateral data bus (D τ to D $_0$) or serial interface (SI). The 8 bit parallel or serial interface is determined the P/S terminal connected to "H" or "L" level as shown in Table 4. In case of the serial interface, status and RAM data read out is impossible.

Table 4

P/S	Туре	CS	A0	RD	WR	C86	SI	SCL	D 0 ~ D 7
Н	Parallel	cs	A0	RD	WR	C86	-	-	D 0 ~ D 7
L	Serial	CS	A0	-	-	-	SI	SCL	-

(5-2) Parallel Interface

The NJU6580 can interface both of 68 or 80 type MPU directly by setting the parallel interface (P/S="H") and "H" or "L" of the C86 terminal as shown in Table 5.

Table 5

C86	Туре	cs	A0 RD		WR	D 0 ~ D 7	
Н	68 type MPU	cs	A0	E	R/W	D 0 ~ D 7	
L	80 type MPU	cs	A0	RD	WR	D 0 ~ D 7	

(5-3) Discrimination of Data Bus Signal

The NJU6580 discriminate the signal on the data bus by the combination of A0, E, R/W, and (RD,WR) signals as shown in Table 6.


Table 6

Common	68 type	80 ty	/ре	Function
A0	R/W	RD WR		
1	1	0 1		Read Display Data
1	0	1	0	Write Display Data
0	1	0	1	Status Read
0	0	1 0		Write into the Register(Instruction)

(5-4) Serial Interface.(P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminals set to $\overline{\text{CS}}$ ="L", and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition in no chip selection period. The data input from SI terminal is MSB first like as the order of D τ to D τ 0, and the data is entered into the shift register synchronized at the rise edge of the serial clock SCL. The data in the shift register converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction for the serial input data is executed by the A0 input which take into the LSI at the 8th serial clock rise edge, or, A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or $\overline{\text{CS}}$ terminal becomes "H" in spite of the data less then 8 bits, NJU6580 recognizes wrong data as a instruction data. Therefore 8bits data is required for the input data. The time chart for the serial interface is shown in Fig. 6. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface





(5-5) Access to the Display Data RAM and Internal Register.

The NJU6580 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU read out the data from the Display Data RAM, the data read out in the data read cycle(dummy read) is held in the bus-holder at once then read out from the bus-holder to the system bus at next data read cycle. And when write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.

Therefore high speed data transmission between MPU and NJU6580 is available because of the limitation of access time of NJU6580 locking from MPU is just determined by the cycle time only which ignored the access time of t ACC and t DS of Display Data RAM. If the cycle time can not be kept in the MPU operation, NOP operation cycle which equivalent to the waiting operation is useful.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 7.




Fig. 7

N

N

n

N+1

n+1

(5-6) Chip Select

RD

Column Address

I/O Buffer

Timing

CS is Chip Select terminals. The Chip Select is executed by the setting of CS="L". Only the select mode, the interface with MPU is available. In the non select period, the D o to D o are high impedance and A0. RD, WR, SI and SCL input are put on the disable state. If the serial interface is selected in the non select period, the shift register and counter are reset. The reset input is regardless with the condition of CS.

N+2

n+2



4

ABSOLUTE MAXIMUM RATINGS

(Ta=25 °C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V _{DD}	- 0.3 ~ + 7.0 - 0.3 ~ + 4.5 (used Tripler)	٧
Supply Voltage (2)	V ₅	V _{DD} -13. 5 ~ V _{DD} +0. 3	٧
Supply Voltage (3)	V1~V4	V ₅ ~ V _{DD} +0.3	٧
Input Voltage	Vin	- 0.3 ~ V _{DD} +0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	°
Storage Temperature	Tstg	- 55 ~ + 125(Chip) - 55 ~ + 100(TCP)	ů

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as $V_{ss} = 0 V$.

Note 3) The relation : $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$; $V_{DD} > V_{SS} \ge V_{OUT}$ must be maintained.

Note 4) Decoupling capacitor—should—be connected—between—V DD and V s s—due to the—stabilized operation for the Voltage converter.

■ ELECTRICAL CHARACTERISTICS (1)

(V $_{\text{DD}}$ =5V \pm 10%, V $_{\text{SS}}$ =0V, Ta=-20 \sim +75 $^{\circ}\text{C}$)

PARAM	IETER	SYMB0L	CONDIT	IONS	MIN	TYP	MAX	UNIT	Note
Operating	Recommend	V _{DD}			4. 5	5. 0	5. 5	v	5
Voltage(1)	Available	V DD			2. 4		5. 5	ľ	l °
	Recommend	V ₅			V _{DD} -13. 5		V _{DD} -3. 5		
Operating	Available	V 6			V _{DD} -13. 5			v	
Voltage (2)	Available	V1, V2	$V_{LCD}=V_{DD}-V_{5}$		V _{pp} −0. 6xV	LCD	Voo	\ \	
	Available	V3, V4			V ₅	VDI	5-0. 4xV _{LCD}		
	1	V _{1 HC 1}	AO, D₀∼D₁,		0. 7xV _{dd}	•	Voo		
Input	•	V _{IHC2}	RD, WR, CS,	V _{DD} =2. 7V	0. 8xV _{DD}		VDD	v	
Voltage	2	VILCI	RES, C86,		Vss		0. 3xV _{DD}	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
	2	V.LC2	SI, SCL, P/S Terminals	V _{DD} =2. 7V	Vss		0. 2xV _{DD}		
	1	V _{OHC 1,1}	D₀ ~D, DREQ	Iон=-1mA	0. 8xV _D D		V _{DD}		
Output	!	V _{OHC 1 2}	Terminals	I _{он} =-0. 5mA V _{DD} =2. 7V	0. 8xV _D D		V _{DD}	v	
Voltage	2	V _{OLC11}	D₀∼D₂, DREQ Terminals	lot= 1mA	Vss		0. 2xV _{DD}	v	
	2	V _{OLC12}	rerminals	I _{OL} = 0.5mA V _{DD} =2.7V	Vss		0. 2xV _{DD}		



■ ELECTRICAL CHARACTERISTICS (2)

PAR	AMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	Note
Input Lea	akage	Lei	All Input Te	rminals	-1. 0		1.0		
	Current	lLo	D₀∼D₁ Termi	nals	-3. 0	<u></u>	3. 0	uA	6
Driver O	n-resistance	Ron1	Ta=25°C			2. 0	3. 0	T	_
Driver O		Ron2	VLCD= 8. 0V	V _{DD} =2. 7V		3.0	4. 5	kΩ	7
Stand-by	Current	Ippq	During power	Save mode		0. 05	5. 0	uA	
		I DD 1 2	Display			30	(TBD)		8
Operating Current Input Terminal Capacitance		I _{DD14}	V _{LCD} = 8.0V	V _{DD} =2. 7V		22	(TBD)	uA	
		10021	Accessing fcyc=200kHz			217	(TBD)		
		10022	TCyC-200kH2		77	(TBD)		9	
		Cin	<u>Ia=25°</u> C A0, D, CS, RES, C86, S P/S, T1, T2 T er	I, SCL,		10		рF	
Operation	Operation Clock		V _{DD} =5. 0V	(TBD)	400	(TBD)	kHz		
	Input	V _{DD1}	V _{DD} -V _{SS}		2. 4		5. 5		
	Voltage	V _{D D 2}	V _{pp} -V _{ss.} used	Tripler	2. 4		4. 5	V	10
	Output Volt.	Vout	V _{ss} -V _{LCD} , used	Tripler	-9. 0			٧	
	On -resistance	RTRI	V _{oo} =3V;C=4.7υ used Tripler	ıF		640	(TBD)	Ω	
Voltage	Adjustment range of LCD Driving Volt	Vout	Tripler Circu	uit "OFF"	V _{DD} -13. 5		V _{DD} -5. 0	٧	11
Tripler			Voltage Adjus Ci	tment rouit "OFF"	V _{DD} -13. 5		V _{DD} -5. 0	٧	
	Operating	I _{OUT 1}	V _{DD} =4. 5V, V _{LCD}	=8V		45	(TBD)		
	Current	I _{OUT 2}	COM/SEG Term. No Access	Open,		16	(TBD)	uA	12
	out i ent	Гоитз	Display check	. pattern		14	(TBD)		
	Voltage Reg.	V _{REG}	V _{DD} -V _{ou} ,=9V;T	a=25℃	(TBD)	2. 5	(TBD)	٧	13
		I _{REF}	V _{DD} -V _{ou1} =9V;T	a=25℃	(TBD)	5. 0	(TBD)	uA	

- Note 5) NJU6580 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.
- Note 6) Apply to the High-impedance state of D o to D 7 terminals.
- Note 7) R on is the resistance values between power supply terminals(V 1, V 2, V 3, V 4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).
- Note 8,9,12) Apply to current after "LCD Driving Voltage set.
- Note 8) Apply to no access from the MPU and no use internal power supply circuits.



- Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as I DDDIX.
- Note 10) Supply voltage (V DD) range for internal Voltage Tripler operation.
- Note 11) LCD driving voltage V 5 can be adjusted within the voltage follower operating range.
- Note 12) Each operating current of voltage supply circuits block is specified under below table conditions.


	Sta	tus		Operating Condition							
SYMBOL	Ţ,	T0	Internal	Voltage Voltage		Vol tage	Voltage Supply				
	11	Т2	Oscillator	Tripler	Adjustment	Follower	(Input Terminal)				
lout 1	L	*	Validity	Validity	Validity	Validity	Unuse				
OUT 2	н	L	Validity	Invalidity	Validity	Validity	Use (Vout)				
Ιουτα	н	Н	Validity	Invalidity	Invalidity	Validity	Use (V _{оит,} V ₆)				

Note 13) Apply to the precision of Voltage on each EVR steps.

MEASUREMENT BLOCK DIAGRAM: 1 0 UT 1


Ra+Rb+Rc=2M Ω


= Don't Care



: lour 2

Ra+Rb+Rc=2M Ω







■ ELECTRICAL CHARACTERISTICS (3)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	ta	RES Terminal	1. 0			us	14
Reset "L" Level Pulse Width	t _{RW}		10			us	15

Note 14) Specified from the rising edge of RES to finish the internal circuit reset.

Note 15) Specified minimum pulse width of RES signal. Over than t RW "L" input should be required for correct reset operation.

■ BUS TIMING CHARACTERISTICS

· Read/Write operation sequence (80 Type MPU)



 $(V_{DD}=5.0V\pm10\%, Ta=-20\sim75^{\circ}C)$

PAR	AMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold	Time	AO, CS	tans.	10			
Address Set Up Time		Terminals	taws	10]	
System Cycle		WD 00	tayas	200			
Control WR, "L"	WR, RD	tcci(W)	25		7		
	I RD "I "	Terminals	tcci (R)	80			ns
Pulse Width	"H"		tссн	90			
Data Set Up T	ime		tosa	60			
Data Hold Tim	ie .	Do~D,	tоне	10			
RD Access Tim	ie	Terminals	taces.		70	01-100-5	
Output Disable Time			tons	0	30	CL=100pF	
Rise Time, Fa	ll Time	CS, WR, RD, AO, Do∼D₁ Terminals	tr, tr		15		

(VDD=2.7V~4.5V, Ta=-20~75°C)

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold Time	AO, CS	t _{ah} b	25			
Address Set Up Time	Terminals	taws	25		7	1
System Cycle Time	WR. RD	tores	450			
Control WR. "L" Pulse Width RD. "L" "H"	Terminals	tccl(W)	50		1	
		tccl(R)	200			ns
		tссн	220			
Data Set Up Time		tose	120			
Data Hold Time	Do∼D7	tona	35			
RD Access Time	Terminals	tacce		140	CL=100pF	
Output Disable Time		tонв	0	35		
Rise Time, Fall Time	CS, WR, RD, AO, D∘∼D7 Terminals	tr, tr		15		


Note 15) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 16) Each timing is specified based on $0.2xV_{DD}$ and $0.8xV_{DD}$.

5



· Read/Write operation sequence (68 Type MPU)



				(Vi	pp=5. UV =	E10%, la=−20	~/5°C)
PAI	RAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold Time Address Set Up Time System Cycle Time		AO, CS, R/W	tans	10			
			taws	10		-	
		Terminals	tores	200			
Enable	Read	E Terminal		100			
Pulse Width	Write		tew	25			ns
Data Set Up Time			toss	60		-	l
Data Hold Tim	ne	D₀∼D,	tone	20		7	
Access Time		Terminals	tacc6		70	01-100-5	1
Output Disable Time			tons	0	25	- CL=100pF	
Rise Time, Fa	all Time	AO, CS, R/W, E, Do∼D₁ Terminals	tr, tr		15		

				(Y D)	b=2. / V ∼	4.5V, la≃~20 [,]	~/5°C)
PAR	PARAMETER			MIN	MAX	CONDITION	UNIT
Address Hold Time		AO, CS, R/W	tans.	25			
Address Set Up Time		Terminals	taw6	25		1	
System Cycle	Time	rerminais	tares	450		1	
Enable	Read	E Terminal		200		1	
Pulse Width	Write		tew	50		-	ns
Data Set Up T	ime		toss	120			-
Data Hold Tim	ie	D₀∼D₁	toнв	40			Ì
Access Time		Terminals	taccs.		140	01 -100 5	1
Output Disable Time			toнв	0	45	CL=100pF	
Rise Time, Fa	11 Time	AO, CS, R/W, E, Do~Do Terminals	tr, tr		15		

Note 17) t cyce indicates the E signal cycle during the CS activation period.


Time must be required after CS becomes active.

Note 18) Rise time(tr) and fall time(tf) of input signal should be less than 15ns. The System Cycle

Note 19) Each timing is specified based on 0.2xV DD and 0.8xV DD.



· Read/Write operation sequence (Serial Interface)



 $(V_{PP}=5.0V\pm10\%, Ta=-20\sim75^{\circ}C)$

			•		- 10%, 10- 20	700/
PARAMET	SYMBOL	MIN	MAX	CONDITION	UNIT	
Serial Clock cycle		tscvc	500			
SCL "H" pulse width	SCL Terminal	tsHw	150		1	[
SCL "L" pulse width		tsıw	150			
Address Set Up Time	AO Terminal	tsas	120			1
Address Hold Time		tsah	200		7	ns
Data Set Up Time		tsos	120		7	
Data hold Time	S! Terminal	tson	50		7	
CS-SCL Time	cs	tess	30		1	
US-SUL TIME	Terminals	tcsn	400		1	
Rise Time, Fall Time	SCL, AO, CS SI, Terminals	tr, tr		15		

 $(V_{DD}=2.7V\sim4.5V, Ta=-20\sim75^{\circ}C)$

				<u> </u>	1.01, 10 20	,,,,,
PARAMET	SYMBOL	MIN	MAX	CONDITION	UNIT	
Serial Clock cycle		tscvc	1000			
SCL "H" pulse width	SCL Terminal	tshw	300			
SCL "L" pulse width		tsıw	300			
Address Set Up Time	40.7	tsas	250		_	
Address Hold Time	A0 Terminal	tsan	400	1	7	ns
Data Set Up Time		tsos	250		1	
Data hold Time	SI Terminal	tson	100		7	
00 001 7:	cs	tess	60			
CS-SCL Time	Terminals	tcsn	800		7	
Rise Time, Fall Time	SCL, AO, CS SI, Terminals	tr, tr		15		

- Note 20) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.
- Note 21) Each timing is specified based on $0.2xV_{DD}$ and $0.8xV_{DD}$.



■ LCD DRIVING WAVEFORM




Fig. 8



■ APPLICATION CIRCUIT

(1)Microprocessor Interface Examples

The NJU6580 can interface with both of 80 type and 68 type MPU by the serial format directly. Therefore minimum wiring for the MPU interface is available.

% : C86 terminal must be fixed V $_{\mathtt{DD}}$ or V $_{\mathtt{SS}}$.

