PRELIMINARY



4

BIT MAP LCD DRIVER

■ GENERAL DESCRIPTION

The NJU6579 is a bit map LCD driver to display graphics or characters.

It contains 8,710 bits display data RAM, microprocessor interface circuits, instruction decoder, 134-segment and 65-common (1 o ut of 65-driver is prepared for icon display) drivers.

The bit image display data is transferred to the display data RAM by serial or 8-bit parallel mode.

 65×134 dots graphics or 8-character 4-line by 16×16 dot character with icon are displayed by NJU6579 itself.

Furthermore, NJU6579 contains accurate Electrical variable Resistors and is rectangle-shaped for COG and Slim TCP.

The wide operating voltage like as 2.4V to 5.5V and low operating current are useful to apply small sized battery operated items.

■ PACKAGE OUTLINE



NJU6579C


■ FEATURES

- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 8,710 bits
- 199 LCD Drivers 65- common and 134-segment
- Direct Interface with both of 68 and 80 type MPU
- Serial Interface
- Programmable Duty Ratio; 1/64 or 1/65 Duty
- Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Column Address Set, Status Read, All On/Off, Icon Display, Read Modify Write, Common Driver order Assignment and Power Saving.

- Power Supply Circuits for LCD Incorporated
 Step up Circuits, Regulator, Voltage Follower x 4
- Electrical Variable Resistor Function
- Low Power Consumption
- Operating Voltage -- 2.4V ~5.5V
- LCD Driving Voltage --- 6.0V ~ 13.5V
- Package Outline --- Chip / Bumped Chip / TCP
- C-MOS Technology

■ PAD LOCATION



Chip Center

X=0um, Y=0um

Four PADs illustrated with this mark are the alignment marks for COG.

Chip Size Chip Thickness

X=11.36mm, Y=3.42mm

400um ± 30um

Pad Size

100um × 50um (PAD NO. 1~23, 33, 39~75, 210~242)

210um × 100um (PAD NO. 24~32, 34~38)

200um×40um (PAD NO. 76~209)

Bump Height

25um TYP.

Bump Material

Au



■ PAD COORDINATES

Chip Size 11.36 mm x 3.42 mm(Chip Center X=0um,Y=0um)

2 OSC1 -4432 -1515 52 C ₂ a 5486 -565 102 SEG ₂ a 2 3 VoD -4352 -1515 53 C ₂ a 5486 -485 103 SEG ₂ a 2 4 T1 -4272 -1515 54 C ₂ a 5486 -405 104 SEG ₂ a 2 5 T2 -4192 -1515 55 C ₂ o 5486 -325 105 SEG ₂ a 22 6 Vs s -4112 -1515 56 C ₁ a 5486 -245 106 SEG ₂ a 22 8 RES -4032 -1515 57 C ₁ a 5486 -85 108 SEG ₂ a 22 9 AO -3872 -1515 59 C ₁ a 5486 -85 108 SEG ₂ a 22 10 Vs s -3792 -1515 60 C ₁ a 5486 -5 109 SEG ₂ a	944 1464 374 1464 304 1464 304 1464 364 1464 365 1464 364 1464 365 1464 364 1464 374 1464 374 1464 374 1464 374 1464 374 1464 374 1464 384 1464
2 OSC1 -4432 -1515 52 Oz 3 5486 -565 102 SEG2e 2 3 Voo -4352 -1515 53 C2 2 5486 -485 103 SEG2 7 2 4 T1 -4272 -1515 54 C2 1 5486 -405 104 SEG2e 2 5 T2 -4192 -1515 55 C2 0 5486 -325 105 SEG2e 2 6 Vss -4112 -1515 56 G. 9 5486 -3245 106 SEG2e 2 7 CS -4032 -1515 57 C1e 5486 -165 107 SEG3e 22 8 RES -3952 -1515 58 C1e 5486 -85 108 SEG3e 2 9 AO -3872 -1515 60 C1e 5486 -5 109 SEG3e 2 <	374 1464 304 1464 334 1464 364 1464 394 1464 354 1464 384 1464 314 1464 34 1464 34 1464 34 1464 34 1464 394 1464 1464 1464
3	304 1464 334 1464 364 1464 394 1464 324 1464 354 1464 344 1464 34 1464 34 1464 34 1464 364 1464 394 1464
4 T1 -4272 -1515 54 C21 5486 -405 104 SEG28 2 5 T2 -4192 -1515 55 C20 5486 -325 105 SEG29 22 6 Vss -4112 -1515 56 C10 5486 -245 106 SEG30 22 7 CS -4032 -1515 57 C1a 5486 -165 107 SEG31 22 9 AO -3872 -1515 59 C1a 5486 -85 108 SEG32 22 9 AO -3872 -1515 60 C1a 5486 -5 109 SEG32 22 10 Vss -3792 -1515 60 C1a 5486 76 110 SEG32 22 11 WR -3712 -1515 61 C1a 5486 156 111 SEG32 22 12	734 1464 1664 1464 1994 1464 124 1464 154 1464 184 1464 114 1464 144 1464 74 1464 04 1464 134 1464 164 1464 194 1464
5 T₂ -4192 -1515 55 C₂₀ 5486 -325 105 SEG₂₀ 2 6 Vss -4112 -1515 56 G₂₀ 5486 -245 106 SEG₃₀ 22 7 CS -4032 -1515 57 G₁₀ 5486 -165 107 SEG₃₁ 22 8 RES -3952 -1515 58 C₁₀ 5486 -85 108 SEG₃₂ 22 9 AO -3872 -1515 60 C₁₀ 5486 -5 109 SEG₃₂ 22 10 Vss -3792 -1515 60 C₁₀ 5486 76 110 SEG₃₂ 22 11 WR -3712 -1515 61 C₁₄ 5486 156 111 SEG₃₂ 22 12 RD -3632 -1515 62 C₁₃ 5486 316 113 SEG₃₂ 22	364 1464 394 1464 394 1464 324 1464 354 1464 384 1464 314 1464 34 1464 04 1464 34 1464 34 1464 394 1464
6 Vss -4112 -1515 56 Grs 5486 -245 106 SEGso 22 7 CS -4032 -1515 57 Crs 5486 -165 107 SEGs1 22 8 RES -3952 -1515 58 Crr 5486 -85 108 SEGs2 22 9 AO -3872 -1515 59 Crs 5486 -5 109 SEGs2 22 10 Vss -3792 -1515 60 Crs 5486 76 110 SEGs2 22 11 WR -3712 -1515 61 Crs 5486 156 111 SEGs2 22 12 RD -3632 -1515 62 Crs 5486 156 111 SEGs2 22 13 Vpp -3257 -1515 64 Crs 5486 316 113 SEGs2 22 <td< td=""><td>1464 1464</td></td<>	1464 1464
7 CS -4032 -1515 57 C18 5486 -165 107 SEG31 22 8 RES -3952 -1515 58 C17 5486 -85 108 SEG32 22 9 AO -3872 -1515 59 C16 5486 -5 109 SEG33 23 10 Vss -3792 -1515 60 C16 5486 76 110 SEG34 23 11 WR -3712 -1515 61 C14 5486 156 111 SEG35 22 12 RD -3632 -1515 62 C13 5486 236 112 SEG35 22 13 Vpo -3552 -1515 62 C13 5486 236 113 SEG35 22 14 Do -3257 -1515 64 C11 5486 396 114 SEG36 22	1464 154 1464 184 1464 144 1464 1464 1464 1464 1464 1464 1464 1464 1464 1464 1464
8 RES -3952 -1515 58 C17 5486 -85 108 SEG32 2 9 AO -3872 -1515 59 C16 5486 -5 109 SEG33 23 10 Vss -3792 -1515 60 C16 5486 76 110 SEG34 23 11 WR -3712 -1515 61 C14 5486 156 111 SEG36 22 12 RD -3632 -1515 62 C13 5486 236 112 SEG36 22 13 Voo -3552 -1515 63 C12 5486 316 113 SEG36 22 14 Do -3257 -1515 64 C11 5486 396 114 SEG36 20 15 D1 -2757 -1515 65 C10 5486 476 115 SEG39 18 1	154 1464 184 1464 114 1464 124 1464 74 1464 04 1464 134 1464 194 1464
9 AO	184 1464 114 1464 144 1464 174 1464 104 1464 1034 1464 1094 1464
10	114 1464 144 1464 74 1464 04 1464 134 1464 164 1464 194 1464
11 WR -3712 -1515 61 C14 5486 156 111 SEG35 22 12 RD -3632 -1515 62 C13 5486 236 112 SEG36 2 13 Voo -3552 -1515 63 C12 5486 316 113 SEG37 2 14 Do -3257 -1515 64 C11 5486 396 114 SEG38 20 15 D1 -2757 -1515 65 C10 5486 476 115 SEG39 13 16 D2 -2257 -1515 66 C9 5486 556 116 SEG40 14 17 D3 -1757 -1515 67 C8 5486 636 117 SEG41 14 18 D4 -1257 -1515 68 C7 5486 796 119 SEG41 14 19<	244 1464 74 1464 04 1464 134 1464 64 1464 194 1464
12 RD -3632 -1515 62 C ₁₃ 5486 236 112 SEG ₃₆ 2 13 V _{DD} -3552 -1515 63 C ₁₂ 5486 316 113 SEG ₃₇ 2 14 D _O -3257 -1515 64 C ₁₁ 5486 396 114 SEG ₃₈ 22 15 D ₁ -2757 -1515 65 C ₁₀ 5486 476 115 SEG ₃₉ 18 16 D ₂ -2257 -1515 66 C ₉ 5486 556 116 SEG ₄₀ 18 17 D ₃ -1757 -1515 67 C ₈ 5486 636 117 SEG ₄₁ 18 18 D ₄ -1257 -1515 68 C ₇ 5486 716 118 SEG ₄₂ 17 19 D ₅ -757 -1515 69 C ₆ 5486 796 119 SEG ₄₃ <t< td=""><td>74 1464 04 1464 134 1464 164 1464 194 1464</td></t<>	74 1464 04 1464 134 1464 164 1464 194 1464
13 Vod -3552 -1515 63 C12 5486 316 113 SEG37 2 14 Do -3257 -1515 64 C11 5486 396 114 SEG38 20 15 D1 -2757 -1515 65 C10 5486 476 115 SEG39 18 16 D2 -2257 -1515 66 C9 5486 556 116 SEG40 18 17 D3 -1757 -1515 67 C8 5486 636 117 SEG41 18 18 D4 -1257 -1515 68 C7 5486 716 118 SEG42 17 19 D5 -757 -1515 68 C7 5486 796 119 SEG42 17 20 D6 -257 -1515 70 C5 5486 876 120 SEG43 16 21 <td>04 1464 34 1464 64 1464 94 1464</td>	04 1464 34 1464 64 1464 94 1464
14 Do -3257 -1515 64 C11 5486 396 114 SEG38 20 15 D1 -2757 -1515 65 C10 5486 476 115 SEG39 18 16 D2 -2257 -1515 66 C9 5486 556 116 SEG40 18 17 D3 -1757 -1515 67 C8 5486 636 117 SEG41 18 18 D4 -1257 -1515 68 C2 5486 716 118 SEG42 17 19 D5 -757 -1515 69 C6 5486 796 119 SEG43 16 20 D6 -257 -1515 70 C6 5486 876 120 SEG44 16 21 D7 244 -1515 71 C4 5486 956 121 SEG46 12 22	134 1464 164 1464 194 1464
15 D1 -2757 -1515 65 C10 5486 476 115 SEG39 18 16 D2 -2257 -1515 66 C9 5486 556 116 SEG40 18 17 D3 -1757 -1515 67 C8 5486 636 117 SEG41 18 18 D4 -1257 -1515 68 C2 5486 716 118 SEG42 17 19 D5 -757 -1515 69 C6 5486 796 119 SEG43 16 20 D6 -257 -1515 70 C6 5486 876 120 SEG43 16 21 D7 244 -1515 71 C4 5486 956 121 SEG46 15 22 SCL 591 -1515 72 C3 5486 1036 122 SEG46 12 23	94 1464 1464
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	94 1464
17 D ₃ -1757 -1515 67 C ₈ 5486 636 117 SEG ₄₁ 118 18 D ₄ -1257 -1515 68 C ₇ 5486 716 118 SEG ₄₂ 11 19 D ₅ -757 -1515 69 C ₆ 5486 796 119 SEG ₄₃ 16 20 D ₆ -257 -1515 70 C ₅ 5486 876 120 SEG ₄₃ 16 21 D ₇ 244 -1515 71 C ₄ 5486 956 121 SEG ₄₄ 16 22 SCL 591 -1515 72 C ₃ 5486 1036 122 SEG ₄₆ 12 23 SI 671 -1515 73 C ₂ 5486 1116 123 SEG ₄₆ 14 24 V _{DD} 831 -1515 74 C ₁ 5486 1196 124 SEG ₄₈ 13 <td></td>	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	94 1464
19 D ₅ -757 -1515 69 C ₆ 5486 796 119 SEG ₄₃ 16 20 D ₆ -257 -1515 70 C ₅ 5486 876 120 SEG ₄₄ 16 21 D ₇ 244 -1515 71 C ₄ 5486 956 121 SEG ₄₅ 18 22 SCL 591 -1515 72 C ₃ 5486 1036 122 SEG ₄₆ 14 23 SI 671 -1515 73 C ₂ 5486 1116 123 SEG ₄₆ 14 24 V _{DD} 831 -1515 74 C ₁ 5486 1196 124 SEG ₄₉ 12 25 V _{SS} 1071 -1515 75 C ₀ 5486 1276 125 SEG ₄₉ 12 26 V _{SUI} 1311 -1515 76 SEG ₀ 4694 1464 126 SEG ₅₀ 11	24 1464
20 D ₆ -257 -1515 70 C ₆ 5486 876 120 SEG ₄₄ 16 21 D ₇ 244 -1515 71 C ₄ 5486 956 121 SEG ₄₆ 18 22 SCL 591 -1515 72 C ₃ 5486 1036 122 SEG ₄₆ 12 23 SI 671 -1515 73 C ₂ 5486 1116 123 SEG ₄₇ 14 24 V _{DD} 831 -1515 74 C ₁ 5486 1196 124 SEG ₄₈ 13 25 V _{SS} 1071 -1515 75 C ₀ 5486 1276 125 SEG ₄₈ 13 26 V _{OUT} 1311 -1515 76 SEG ₀ 4694 1464 126 SEG ₅₀ 11 27 C ₂ 1551 -1515 77 SEG ₁ 4624 1464 127 SEG ₅₀ <td< td=""><td>54 1464</td></td<>	54 1464
21 D7 244 -1515 71 C4 5486 956 121 SEG45 18 22 SCL 591 -1515 72 C3 5486 1036 122 SEG46 14 23 SI 671 -1515 73 C2 5486 1116 123 SEG47 14 24 VDD 831 -1515 74 C1 5486 1196 124 SEG48 13 25 Vss 1071 -1515 75 C0 5486 1276 125 SEG48 13 26 Vout 1311 -1515 76 SEG0 4694 1464 126 SEG50 11 27 C2 1551 -1515 77 SEG1 4624 1464 127 SEG51 11 28 C2* 1791 -1515 78 SEG2 4554 1464 128 SEG52 10	84 1464
22 SCL 591 -1515 72 C3 5486 1036 122 SEG46 14 23 SI 671 -1515 73 C2 5486 1116 123 SEG47 14 24 VDD 831 -1515 74 C1 5486 1196 124 SEG48 13 25 Vss 1071 -1515 75 C0 5486 1276 125 SEG49 12 26 Voort 1311 -1515 76 SEG0 4694 1464 126 SEG50 11 27 C2 ⁻ 1551 -1515 77 SEG1 4624 1464 127 SEG51 11 28 C2 ⁺ 1791 -1515 78 SEG2 4554 1464 128 SEG52 10 29 C3 ⁺ 2031 -1515 79 SEG3 4484 1464 129 SEG53 9	14 1464
23 SI 671 -1515 73 C2 5486 1116 123 SEG47 142 24 VDD 831 -1515 74 C1 5486 1196 124 SEG48 13 25 Vss 1071 -1515 75 Co 5486 1276 125 SEG49 12 26 Vout 1311 -1515 76 SEG0 4694 1464 126 SEG50 11 27 C2 ⁻ 1551 -1515 77 SEG1 4624 1464 127 SEG51 11 28 C2 ⁺ 1791 -1515 78 SEG2 4554 1464 128 SEG52 10 29 C3 ⁺ 2031 -1515 79 SEG3 4484 1464 129 SEG52 23 30 C3 ⁻ 2271 -1515 80 SEG4 4414 1464 130 SEG64 8	44 1464
24 VDD 831 -1515 74 C1 5486 1196 124 SEG48 13 25 Vss 1071 -1515 75 Co 5486 1276 125 SEG49 12 26 Vout 1311 -1515 76 SEG0 4694 1464 126 SEG50 11 27 C2 ⁻ 1551 -1515 77 SEG1 4624 1464 127 SEG51 11 28 C2 ⁺ 1791 -1515 78 SEG2 4554 1464 128 SEG52 10 29 C3 ⁺ 2031 -1515 79 SEG3 4484 1464 129 SEG53 9 30 C3 ⁻ 2271 -1515 80 SEG4 4414 1464 130 SEG64 8 31 C1 ⁻ 2511 -1515 81 SEG5 4344 1464 131 SEG66 8 <	74 1464
25 Vss 1071 -1515 75 Co 5486 1276 125 SEG ₄₉ 12 26 Vout 1311 -1515 76 SEG ₀ 4694 1464 126 SEG ₅₀ 11 27 C2 ⁻ 1551 -1515 77 SEG ₁ 4624 1464 127 SEG ₅₁ 11 28 C2 ⁺ 1791 -1515 78 SEG ₂ 4554 1464 128 SEG ₅₂ 10 29 C3 ⁺ 2031 -1515 79 SEG ₃ 4484 1464 129 SEG ₅₂ 9 30 C3 ⁻ 2271 -1515 80 SEG ₄ 4414 1464 130 SEG ₆₄ 8 31 C1 ⁻ 2511 -1515 81 SEG ₅ 4344 1464 131 SEG ₆₆ 8	04 1464
26 Vout 1311 -1515 76 SEGo 4694 1464 126 SEGso 11 27 C2 1551 -1515 77 SEGs 4624 1464 127 SEGss 11 28 C2* 1791 -1515 78 SEGs 4554 1464 128 SEGss 10 29 C3* 2031 -1515 79 SEGs 4484 1464 129 SEGss 9 30 C3* 2271 -1515 80 SEGs 4414 1464 130 SEGs4 9 31 C1* 2511 -1515 81 SEGs 4344 1464 131 SEGs6 8	34 1464
27 C2 1551 -1515 77 SEG1 4624 1464 127 SEG61 11 28 C2* 1791 -1515 78 SEG2 4554 1464 128 SEG62 10 29 C3* 2031 -1515 79 SEG3 4484 1464 129 SEG53 9 30 C3* 2271 -1515 80 SEG4 4414 1464 130 SEG54 9 31 C1* 2511 -1515 81 SEG5 4344 1464 131 SEG66 8	64 1464
28 C2 * 1791 -1515 78 SEG ₂ 4554 1464 128 SEG ₅₂ 10 29 C3 * 2031 -1515 79 SEG ₃ 4484 1464 129 SEG ₅₃ 9 30 C3 * 2271 -1515 80 SEG ₄ 4414 1464 130 SEG ₅₄ 9 31 C1 * 2511 -1515 81 SEG ₅ 4344 1464 131 SEG ₆₆ 8	94 1464
29 C3* 2031 -1515 79 SEG ₃ 4484 1464 129 SEG ₅₃ 9 30 C3* 2271 -1515 80 SEG ₄ 4414 1464 130 SEG ₅₄ 9 31 C1* 2511 -1515 81 SEG ₅ 4344 1464 131 SEG ₆₆ 8	24 1464
30 C3 2271 -1515 80 SEG ₄ 4414 1464 130 SEG ₅₄ S 31 C1 2511 -1515 81 SEG ₅ 4344 1464 131 SEG ₆₆ 8	54 1464
31 C1 2511 -1515 81 SEG ₅ 4344 1464 131 SEG ₆₆ 8	84 1464
ac out	14 1464
32 C1 2751 -1515 82 SEG ₆ 4274 1464 132 SFG ₆ 7	44 1464
	74 1464
	04 1464
	34 1464
	64 1464
	94 1464
	24 1464
00 100 1 404 1 505	54 1464
	84 1464
	14 1464
	44 1464
42 C86 4431 -1515 92 SEG ₁₆ 3574 1464 142 SEG ₆₆	
43 Vss 4511 -1515 93 SEG ₁₇ 3504 1464 143 SEG ₆₇	74 1464
45 C ₃₀ 5486 -1125 95 SEG ₁₉ 3364 1464 145 SEG ₆₉ -1	74 1464
46 C ₂₉ 5486 -1045 96 SEG ₂₀ 3294 1464 146 SEG ₇₀ -2	74 1464 4 1464 66 1464
47 C ₂₈ 5486 -965 97 SEG ₂₁ 3224 1464 147 SEG ₇₁ -2	74 1464 4 1464 66 1464 36 1464
48 C ₂₇ 5486 -885 98 SEG ₂₂ 3154 1464 148 SEG ₇₂ -3	74 1464 4 1464 66 1464 36 1464 06 1464
49 C ₂₆ 5486 -805 99 SEG ₂₃ 3084 1464 149 SEG ₇₃ -4	74 1464 4 1464 66 1464 36 1464 06 1464 76 1464
50 C ₂₅ 5486 -725 100 SEG ₂₄ 3014 1464 150 SEG ₇₄ -4	74 1464 4 1464 66 1464 36 1464 06 1464 76 1464 46 1464

5		_	_	,
5		и		
	L	5	_	,
				1


No.	Terminal	X= μ m	Y= μm
151	SEG ₇₆	-556	1464
152	SEG ₇₆	-626	1464
153	SEG 7 7	-696	1464
154	SEG78	-766	1464
155	SEG ₇₉	-836	1464
156	SEG ₈₀	-906	1464
157	SEG _{8 1}	-976	1464
158	SEG _{8 2}	-1046	1464
159	SEG ₈₃	-1116	1464
160	SEG _{8 4}	-1186	1464
161	SEG _{8.5}	-1256	1464
162	SEG _{8 6}	-1326	1464
163	SEG _{8.7}	-1396	1464
164	SEG _{BB}	-1466	1464
165	SEG _{0.9}	-1536	1464
166	SEGoo	-1606	1464
167	SEG _{9 1}	-1676	1464
168	SEG _{9 2}	-1746	1464
169	SEG _{9 3}	-1816	1464
170	SEG _{9 4}	-1886	1464
171	SEG ₉₅	-1956	1464
172	SEG ₉₆	-2026	1464
173	SEG ₉₇	-2096	1464
174	SEG ₉₈	-2166	1464
175	SEG ₉₉	-2236	1464
176	SEG100	-2306	1464
177	SEG ₁₀₁	-2376	1464
178	SEG ₁₀₂	-2446	1464
179	SEG ₁₀₃	-2516	1464
180	SEG ₁₀₄	-2586	1464
181	SEG ₁₀₅	-2656	1464
182	SEG ₁₀₆	-2726	1464
183	SEG ₁₀₇	-2796	1464
184	SEG ₁₀₈	-2866	1464
185	SEG ₁₀₉	-2936	1464
186	SEG110	-3006	1464
187	SEG111	-3076	1464
188	SEG ₁₁₂	-3146	1464
189	SEG ₁₁₃	-3216	1464
190	SEG114	-3286	1464
191	SEG 1 1 6	-3356	1464
192	SEG ₁₁₆	-3426	1464
193	SEG ₁₁₇	-3496	1464
194	SEG ₁₁₈	-3566	1464
195	SEG ₁₁₉	-3636	1464
196	SEG ₁₂₀	-3706	1464
197	SEG 1 2 1	-3776	1464
198	SEG ₁₂₂	-3846	1464
199	SEG ₁₂₃	-3916	1464

JRC

	· · · · · · · · · · · · · · · · · · ·		
No.	Terminal	X= μm	Y= μm
200	SEG124	-3986	1464
201	SEG ₁₂₅	-4056	1464
202	SEG ₁₂₆	-4126	1464
203	SEG ₁₂₇	-4196	1464
204	SEG 1 2 8	-4266	1464
205	SEG 1 2 9	-4336	1464
206	SEG130	-4406	1464
207	SEG ₁₃₁	-4476	1464
208	SEG 1 3 2	-4546	1464
209	SEG ₁₃₃	-4616	1464
210	C _{3 2}	-5487	1276
211	C _{3 3}	-5487	1196
212	C34	-5487	1116
213	C35	-5487	1036
214	C3 6	-5487	956
215	C ₃₇	-5487	876
216	C38	-5487	796
217	C39	-5487	716
218	C40	-5487	636
219	C41	-5487	556
220	C _{4 2}	-5487	476
221	C43	-5487	396
222	C44	-5487	316
223	C _{4.5}	-5487	236
224	C ₄₆	-5487	156
225	C47	-5487	76
226	C4B	-5487	-5
227	C49	-5487	-85
228	C _{5 0}	-5487	-165
229	C _{5 1}	-5487	-245
230	C _{5 2}	-5487	-325
231	C _{5 3}	-5487	-405
232	C _{5 4}	-5487	-485
233	C _{5.5}	-5487	-565
234	C _{5 6}	-5487	-645
235	C ₅ 7	-5487	-725
236	C _{5 8}	-5487	-805
237	C _{5 9}	-5487	-885
238	C ₆₀	-5487	-965
239	C _{6 1}	-5487	-1045
240	C _{6 2}	-5487	-1125
241	C _{6 3}	-5487	-1205
242	COMI	-5487	-1285
ALIGNMENT	ALI_B1	-5513 -5510	-1521
AL I GNMENT	ALI_B2	5512	-1521
ALIGNMENT	ALI_A1	5512	1540
ALIGNMENT	ALI_A2	-5513	1540



■ BLOCK DIAGRAM





■ TERMINAL DESCRIPTION

No.	Symbol	1/0	Function							
3, 13, 24, 33, 40	V DD	Power	V DD =+3V. (Less then 4.5V should apply when voltage tripler using.) (Less then 3.3V should apply when voltage quadrupler using.)							
6, 10, 25, 43	V ss	GND	V ss =0V							
34 35 36 37 38	V ₁ V ₂ V ₃ V ₄ V ₅	Power	LCD Driving Voltage Supplying Terminal. If internal voltage tripler does not use, supply each level from outside maintained following relation. VDD ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ V5 When internal power supply is on, internal circuits generated and supply following LCD bias voltage to V1 ~ V4 terminals. The ratio of LCD bias is selected by "LCD bias set" instruction.							
			Volt. V5+6/7VLCD V5+5/7VLCD V5+2/7VLCD V5+1/7VLCD (VLCD=VDD-V5)							
32 31 28 27 29 30	C1 ⁺ C1 ⁻ C2 ⁺ C2 ⁻ C3 ⁺ C3 ⁻	0	Step up capacitor connecting terminals. In case of quadrupler operation, connect the capacitors between C1 ⁺ and C1 ⁻ , C2 ⁺ and C2 ⁻ , and C3 ⁺ and C3 ⁻ . In case of tripler operation, connect the capacitors between C1 ⁺ and C1 ⁻ , C2 ⁺ and C2 ⁻ , connect C2 ⁻ to C3 ⁻ , and C3 ⁺ is open. (or connect the capacitors between C1 ⁺ and C1 ⁻ , C3 ⁺ and C3 ⁻ , connect C2 ⁺ to C3 ⁺ , and C2 ⁻ is open.) In case of doubler operation, connect the capacitor between C1 ⁺ and C1 ⁻ , connect C1 ⁻ to C3 ⁻ , and C2 ⁻ , C3 ⁺ are open.							
26	V ου τ	0	Step up voltage output terminal. Connect the set up capacitor between this terminal and $V_{\rm ss}$.							
39	VR	ł	Voltage adjust terminal. V 6 level is adjusted by external bleeder resistance connect between V DD and V5 terminal.							
4 5	T 1	I	LCD bias voltage control terminals. T T Step up cir. Voltage Adj. V/F Cir.							
14~21	D ₀ ~D ₇	1/0	Tri-state bilateral Data I/O terminal when 8-bit parallel operation.							
9	AO	I	Connect to the Address bus of MPU. The data on the Do to Do is distinguished Display data or Instruction by this signal. A0 H L Dist. Display Data Instruction							
8	RES	I	Reset terminal. When the RES terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of RES.							
7	cs	ı	Chip select terminal. Data Input/Output are available during CS ="L".							



No.	Symbol	1/0	Function									
12	RD (E)	l	<when 80="" interface="" mpu="" type="" with=""> RD signal of 80 type MPU input terminal. Active"L". During this signal "L", the data bus becomes as output terminal. <when 68="" interface="" mpu="" type="" with=""> Enable clock of 68 type MPU input terminal. Active "H".</when></when>									
11	WR (R/W)		<when 80="" interface="" mpu="" type="" with=""> Connect the 80 type MPU WR signal. Active "L". The data on the data bus input synchronizing the rise edge of this signal. <when 68="" interface="" mpu="" type="" with=""> Read/write control signal of 68 type MPU input terminal. R/W H L State Read Write</when></when>									
42	C86	1	Select the MPU interface type. C86 H L Status 68 Type 80 Type									
23	SI	ı	Serial data input terminal .									
22	SCL	ı	Serial data clock signal input terminal. SI data input at the rise edge of SCL in successively. It convert to the parallel data at the 8th SCL clock rise edge.									
41	P/S	ı	Serial or parallel interface select terminal.									
			P/S Chip Select Data/Command Data Read/Write Serial CLK									
			"H" CS A0 D 0~ D 7 RD WR -									
		:	"L" CS A0 SI Write only SCL									
			*RAM data and status read operation is impossible when select the serial interface. • When select the parallel interface (P/S="H"), SI and SCL must be fixed "H" or "L". • When select the serial interface (P/S="L"), RD and WR must be fix "H" or "L", and D o ~ D p becomes to the high impedance state.									
2	OSC1 OSC2	 /0	Oscillation resistor connecting terminals. Connect oscillation resistor Rf between OSC1 and OSC2. OSC2 is output terminal of the internal oscillation circuit. Rf=1M Ω .									



No	Symbol	1/0	Function								
No. 44 ~ 75 76 ~	C o SEG o	0	LCD drive output terminals. Segment output terminals: SEG o to SEG 133 Common output terminals: C o to C 63 Segment output terminal Segment driving output terminals. The following output voltage is selected by combination of FR and data in the RAM. RAM Output Voltage								
209	SEG 133		Data FR Normal Reverse								
210 ~ 241	C 32 ~ C 63		H VDD V2 L V5 V3 L V2 VDD L V3 V5								
			Common Output Terminal Common driving output terminals. The following output voltage is selected by combination of FR and common scanning data.								
:			Scan data FR Output Voltage H V 5 L V 100 L U 1								
242	СОМІ	0	Icon common output terminal. Icon common output when Icon Display instruction execution. Icon Display ON Icon Display OFF State COM 64 V Or V 4								



Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag output from D 7 terminal when status read instruction is executed.

If enough cycle time over then $t_{\rm \,cyc}$ indicated in the bus timing characteristics is kept,no need to check the busy flag and it realized high performance for the MPU.

(1-2) Line Counter

The Line Counter is reset at the FR signal changing and counts up by synchronizing common signal cycle and generate the line address which addressing the read out line of Display Data RAM.

(1-3) Column Address Counter

The column address counter is 8-bit presentable counter which addressing the column address as shown in Fig. 1. This counter increments (+1) up to (85) H when the Display Data Read/Write instruction is executed. The count up is stop at (85) H, do not count up non existing address of over than (86) H by the count lock function. This count lock is released by new column address set. Furthermore, this counter is independent with the Page Register.

By the Address Inverse Instruction ADC, the column address decoder inverse the column address of Display Data RAM correspondence to the Segment Driver.

(1-4) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the data by changing the page, the page address set instruction is required. Page address "8" (D $_3$ ="H" D $_2$, D $_1$,D $_0$ ="L") is Icon RAM area, the data only for the D $_0$ is valid.

(1-5) Display Data RAM

Display Data RAM consists of 8,710 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). The each bit in the Display Data RAM correspond to the each dot of the LCD panel and control the display by following bit data.

When Normal Display : On="1" , Off="0" When Inverse Display : On="0" , Off="1"

The Display Data RAM output 134 bit parallel data addressed by the line counter, and these data are set into the Display Data Latch.

This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rewriting.

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig. 1.






Fig.1 Correspondence with Display Data RAM and Address (COMI can be used in case of 1/65 Duty Set.)



(1-6) Common and Segment Driver Assignment

The scanning order can be assigned by setting A $_{\rm 3}$ of the Output Assignment Register as shown Table 1.

The location of Segment Drivers are fixed at any time.

Table 1

	•										
Register	!		COM Output Terminals								
A3	PAD No.	75	44	241	210						
	Pin name		C 3 1	C 63	C 3 2						
0		COM	> COM 3 1	COM 6 3 <	COM 3 2						
1	──	COM 63 €	COM 3 2	COM	> COM 3 1						

The Icon display is regardless with this function, therefore the Icon Display instruction must be executed when the Icon display is needed. In this time, the Icon display driver COMI is fixed to COM 64 timing regardless the other Common Driver assignment.

(1-7) Reset Circuits

The NJU6579 performs following initialization when the RES input is put on the "L" level.

Initialization

- 1 Display Off
- ② Normal Display(Non-inverse display)
- ③ Icon Display Reset
- ④ ADC Select : Normal (ADC Instruction D ₀ ="0")
- S Read Modify Write Mode Off
- 6 Internal Power supply(Step up) circuits Off
- Clear the serial interface register
- Set the Column Address Counter to the address (00) H
- Set the Page Address Register to the page "0"
- Select the D₃ of the Output Assignment Register to "0"
- (I) Set the EVR register to (00) H

The RES terminal connect to the Reset terminal of MPU to reset at same time as shown in "MPU Interface Example". The reset signal require over than 10us RES="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of RES signal, the normal operation is starting.

In case of the internal power supply(Step up) circuits do not use, the RES terminal must be "L" when external power supply turn on. RES="L" input reset internal register and set above default, but oscillation circuits and output terminals like as D $_0$ through D $_7$ are no influence.

No initialization by RES when power turns on, will make Hung up condition, therefore please initialize by the RES when power turns on. By the reset Instruction performs only ® through ① mentioned in above.

The noise into the $\overline{\text{RES}}$ terminal should be cared when of the application design to avoid the error function.



(1-8) LCD Driving

(a) LCD Driving Circuits

NJU6579 incorporates 199 LCD Drivers like as 134 Segment drivers, 64 Common drivers and 1 Icon common driver. 64 Common drivers incorporate the shift register which scanning the common display signal. The combination among the Display data, COM scan signal and FR signal define the LCD driving output voltage. The output wave form is mentioned in the Fig. 7.

(b) Display Data Latch Circuits

Display Data Latch stores 134-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver. The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

(c) Line Counter and Latch signal of Latch Circuits

The clock for Line Counter and latch signal for the Latch Circuits are generated from display clock(CL). The line address is renewed by synchronizing with display clock and 134 bits display data are latched into display latch circuits synchronizing with display clock then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

(d) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR (refer to Fig.2). The Frame Signal FR has a function to generate the two frame alternative driving method waveform for the LCD panel.

(e) Common Timing Generation

The common timing is generated by display clock CL (refer to Fig.2).




Fig. 2 Waveform of Display Timing



(f) Oscillation Circuits

The Oscillation Circuits, which requires external oscillation resistor Rf, is a low power CR oscillator and it is used as display timing signal source and the clock for step up circuits for LCD driving. The oscillation circuits output frequency is divided by 4 which is used as display clock CL.

(g) Power Supply Circuits

Internal Power Supply Circuits generate the High voltage and Bias voltage which required by the LCD. The power Supply Circuits consist of Step up(Doubler,Tripler or Quadrupler) Circuits, Regulation Circuits, and Voltage Follower. Though the internal Power Supply designed for small size LCD panel, therefore it will not use for the large size LCD panel application. If the contrast is no good in those application, please use external power supply supplied more high current.

The suitable external ports (capasitors for V1 to V5 terminals and for step up circuit, resistors for V5 operational amplifier) depend on LCD size. Therefore, a test on actual module is practiced.


The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the step up circuits, regulation circuits, voltage follower circuits are off. In this time, the bias voltage of V $_1$, V $_2$, V $_3$, V $_4$, and V $_5$ for the LCD supply from outside, terminals C1 $^+$, C1 $^-$, C2 $^+$, C2 $^-$, C3 $^+$, C3 $^-$, and VR are open. The status of internal power supply can select by T $_1$ and T $_2$ terminal. The external power supply can be used together with some of internal power supply function.

Table 3. (*:Don't Care) C1+,C1-,C2+,C2-Τ, T a Voltage Adj. Buffer (V/F) Step up Ext. Pow Supply VR Term. * 0 Н \circ 0 **V** 00 T OPEN Н × × 0 **V** out OPEN **OPEN**


When (T_1, T_2) =(H, L), the terminal for step up circuits of C1 $^+$,C1 $^-$ C2 $^+$,C2 $^-$, C3 $^+$, C3 $^-$ are open due to the step up circuits doesn't work and supply the LCD driving voltage to the V $_{0\,U\,T}$ terminal from outside. And in case of (T_1, T_2) =(H, H), terminals for step up circuits and VR are open, and supply the LCD driving voltage from outside due to the Step up circuits and Voltage adjust circuits are stop its operation.




- O Examples for the internal Power Supply circuit application
- (1)None of the internal power supply function.




(3)Some of the internal power supply functions. (Voltage Adjust., Buffer(V/F))



(2) All of the internal power supply functions. (Step up, Voltage Adj., Buffer(V/F))



(4)Some of the internal power supply functions. (Buffer(V/F))



🛇 : These switches should be open during the power save mode.



(2) Instruction

The NJU6579 distinguish the signal on the data bus by combination of A0,RD and WR. Normally, the busy check is not required as the NJU6579 is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock. In case of serial interface, the data input as MSB first serially. The Table. 4 shows the instruction codes of the NJU6579.

Table 4. Instruction Code

		Code						-					
l	Instruction	AO	RD	WR	n -	D 6	1	T	D ₃	D 2	L	D.	Description
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD Display ON/OFF 0:OFF 1:ON
(2)	Page Address Set	0	1	0	1	0	1	1	Pa	age	dres		Set the page of DD RAM
(3)	Column Address Set High Order 4bit	0	1	0	0	0	0	1		gh C	Orde	 Г	to the Page Add. Register Set the Higher order 4 bits
(4)	Column Address Set Lower Order 4bit	0	1	0	0	0	0	0	Lo	wer	orde	er	Set the Lower order 4 bits
(5)	Status Read	0	0	1		Statu	IS	<u> </u>	0	0	0	0	Column Address to the Reg. Read out the internal
(6)	Write Display Data	1	1	0			W	rite I	Data	I .	<u>L.</u> .	J	Status Write the data into the
(7)	Read Display Data	1	0	1			Re	ad I	Data				Display Data RAM Read the Data from the Display Data RAM
(8)	ADC Select	0	1	0	1	0	1	0	0	0	0	0	Set the DD RAM vs Segment 0:Normal 1:Inverse
(9)	Normal or Inverse of On/Off Set	0	1	0	1	0	1	0	0	1	1	0	Inverse the On and Off Display 0:Normal 1:Inverse
(10)	Whole Display On /Normal Display	0	1	0	1	0	1	0	0	1	0	0	Whole Display Turns On 0:Normal 1:Whole Disp. On
(11)	Icon Display	0	1	0	1	0	1	0	1	0	1	0	Set the Duty Ratio 0:1/64 Duty 1:1/65 Duty
(12)	Read Modify Write	0	1	0	1	1	1	0	0	0	0	O	Increment the Column Add. Register when writing but no-change when reading
(13)	End	0	1	0	1	1	1	0	1	1	1	0	Release from the Read Modify Write Mode
(14)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
(15)	Output Assignment Register Set	0	1	0	1	1	0	0	Аз	*	*	*	Set the scanning order of common drivers to the Register
(16)	Internal Power Supply On/Off	0	1	0	0	0	1	0	0	1	0	0	0:Int. Power Supply Off 1:Int. Power Supply On
(17)	LCD Driving Voltage Set	0	1	0	1	1	1	0	1	1	0	1	Set LCD Driving Voltage after the internal(external) power supply is turned on
(18)	EVR Register Set	0	1	0	1	0	0	0	Se	tting	Dat	а	Set the V _s output level to the EVR register
(19)	Power Save (Dual Command)	0 0		- 1	1 1	0 0	1	0 0	1 0	1	1 0	0	Set the Power save Mode



(3) Explanation of Instruction Code

(a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

A0	RD	R/W WR	D 7					-		- D ₀
0	1	0	1	0	1	0	1	1	1	D
	D	0: Displa	y Off							

1: Display On

(b) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected. The access in the Display Data RAM is available by setting the page and column address(Refer the Fig. 1.). The display is no influence by changing the page addressed. Page 8 is a Icon display data area which available only for the D $_{\rm 0}$.

		R/W								
A0	RD	WR	D 7							D ₀
0	1	0	1	0	1	1	Аз	A ₂	Αı	Αο

Аз	A 2	A 1	Αο	Page
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8



(c) Column Address

When MPU access the Display Data RAM, page address set(refer(b) in front page) and column address set are required before the data writing. The column address set performs twice address setting of higher order 4 bits and lower order 4 bits. When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting.

After writing 1page data ,page address setting is required due to page address doesn't increase automatically.

The increment of the column address is stopped by the address of (86) H automatically, or the page address is no change even if the column address increase to (86) H and stop. In this time the page address is no change.

Higher Order

Lower Order

_A0	RD	W	R	D 7 -								Do
0	1	0		0	0	0	\bot	1	A7	A6	A5	A4
0	1	0		0	0	0		0	А3	A2	A1	Α0
A7	A6	A5	A4	A3	Α	2	A1	A0		Colum	nn Add	ress
0	0	0	0	0	()	0	0			0	
0	0	0	0	0	()	0	1			1	
									- 1		•	
				•					- 1		•	
	0	0	0	. 0	1		0	1	- 1		85	i

(d) Status Read

This instruction read out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

A0	RD	WR	D 7		·					- D 。
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

R/W

BUSY

: BUSY=1 indicate the operating or the Reset cycle.

The instruction can be input after the BUSY status change to "0".

ADC

: Indicate the output correspondence of column(segment) address and segment driver.

0 :Counterclockwise Output(Inverse) Column Address 133-n ←→ Segment Driver n

1 :Clockwise Output

(Normal) Column Address n ←→ Segment Driver n

(Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF: Indicate the whole display On/Off status.

0: Whole Display "On"

1: Whole Display "Off"

(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET: Indicate the initialization period by RES signal or reset instruction.

0 :

1 : Initialization Period



(e) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM. The column address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without any address setting after the start address setting.

		R/W	
A0	RD	WR	D 7
1	1	0	WRITE DATA

(f) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. The column address increase "1" automatically when reading, therefore, the MPU can read the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read is required after column address set as explain in "(5-5) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data can not be readout.

		R/W	
A0	RD	WR	D 7
1	0	1	READ DATA

(g) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

		R/W								
A0	RD	WR	D 7							- D o
0	1	0	1	0	1	0	0	0	0	D
Ď	0: C	lockwise	Outpu	ıt (Noi	mal)					

1: Counterclockwise Output (Inverse)

(h) Normal or Inverse On/Off Set

This instruction set the normal or inverse turn on and turn off for whole display. The contents of Display Data RAM is no changed by this instruction execution.

		R/W								
A0	RD	WR	D 7							- D o
0	1	0	1	0	1	0	0	1	1	D
D	0: I	Normal	RAM (data "	l" corre	spond	to "On	n .		
	1: I	nverse	RAM (data "(orre	spond	to "On	"		

(i) Whole Display On

This instruction executes the all pixel terns on regardless the contents of the Display Data RAM. In this time, the contents of Display Data RAM is no change and is kept. This instruction takes over precedence over the "Normal or Inverse On/Off Set Instruction".

		R/W								
A0	RD	WR	D 7							D 0
0	1	0	1	0	1	0	0	1	0	D

D 0: Normal Display

1: Whole Display turns on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits put on the power save mode(refer to the (s) Power Save) .



(j) Icon Display

This instruction set the 1/65 duty for the Icon Display. The COMI terminal operate as COM $_{64}$ and output the icon display data stored in D $_{0}$ of Display Data RAM page 8 (refer to the Fig. 1).

		R/W								
A0	RD	WR	D 7							- D 。
0	1	0	1	0	1	0	1	0	1	D
D		64 Duty			•		•	•	,	


(k) Read Modify Write

This instruction set the Read Modify Write Mode which performs the column address increment. During the Read Modify Mode, the column address increase "1" automatically when the Display Data Write Instruction is executed, but the address is no change when the Display Data Read Instruction is executed. This status is continued during End instruction execution. When the End instruction is entered the column address back to the address where the Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.

		R/W									
A0	RD	WR	Dτ							- D o	
0	1	0	1	1	1	0	0	0	0	0	1


Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.

(I) Sequence of inverse display



(m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.





(n) Reset

This instruction executes the following initialization.

Initialization

- ① Set the Column Address Counter to the Address (00) H.
- ② Set the Page Address Register to the page "0" .
- Select the D3 of the Output Assignment Register to "0".
- Set the EVR Register to (00) H.

In this time, there are no influence to the Display Data RAM.

A0	RD	R/W WR	D 7							- D o
0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the RES terminal must be required for the initialization when the power terms on. Substitution of Reset Instruction for the reset signal input to the RES terminal is not allowed.

(o) Output Assignment Register


This instruction sets the common driver scanning order .

_A0	RD	WR	Dτ							- D .	
_0	1	0	1	1	0	0	A3	*	*	*	(*:Don't Care)

A3: Set the scanning order .(Refer to 1-6)

(p) Internal Power Supply

This instruction set the internal Power Supply On/Off. Step up circuits, Voltage Regulator and Voltage Follower are activated when set the On. To operate the step up circuits, the operation of oscillation circuits is required.



D 0: Internal Power Supply Off

1: Internal Power Supply On

The internal Power Supply must be Off when external power supply using.



(q)LCD Driving Voltage Set

This instruction sets LCD driving voltage V1 to V4 and output LCD driving waveform through the COM/SEG terminals.

		R/W								
A0	RD	WR	D 7							D٥
0	1	0	1	1	1	0	1	1	0	1


NJU6579 contains operational amplifiers for LCD bias voltage V1 to V4. These amplifiers current are reduced in order to realize low power consumption. Because of this reduction, LCD driving voltage V1 to V4 might be unstable just after the internal power supply is turned on.

LCD Driving Voltage Set instruction is prepared for this unstableness.

● LCD driving power supply ON/OFF sequences

The following sequences are required when the power supply is tuned on/of.


When the power supply is tuned on again after the turn off (by the power save instruction), the power save release sequence mentioned in (s) is required.



- *1 This instruction is required in both cases of the internal and external power supply.

 Until "LCD driving voltage Set" execution, NJU6579 operating current is higher than usual state and all COM/ SEG terminals output V DD level continuously except LCD driving waveform.
- *2 The wait time depends on the C 4, C 5, C 6, C 7, C 8 and C 00T capasitors((4) (d)Fig.4), V DD and V LCD voltage.

Therefore a test on actual module should be practiced. Refer to the following graph.





(r) EVR Register Set

This instruction set the LCD Display contrast which is controlled by the voltage adjust circuits. When this instruction execute, the internal Electrical Variable Resistor(EVR) to change the V s output voltage, generate one voltage from 16 voltage state. The range of V s output level can be adjusted by the external resistance. For more detail, please refer to the "(4)(b) Voltage Adjust Circuits".

_A0	RD	R/W WR	Dτ				-1			Do
0	1	0	1	0	0	0	A3	A2	A1	AO

A3	A2	A1	A0	VLCD
0	0	0	0	Low
	:			:
	:			:
1	1	1	1	High

Vice =Vnn -Vs

When EVR doesn't use, set the EVR register to (0,0,0,0).


(s) Power Save(Dual Command)

When both of Display Off and Whole Display On are executed, the internal circuits put on the power save mode and the operating current is reduced as same as stand by current.

The internal status in the Power Save Mode is as follows:

- ① Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- Stop the LCD driving. Segment and Common drivers output V DD level.
- 3 Stop the external clock input. Then the terminal OSC 2 becomes floating status.
- 4 Keeping the display data and operating mode as before the power save mode.
- (5) All of LCD driving bias voltage fixed to the V DD level.

The power save and its release should be performed according to the following sequences.



- *1 Power save mode requires dual-instruction. After the second instruction" whole Display ON", the power save mode starts.
- *2 In the power save release sequence, the Display ON instruction should be performed after the Normal Display instruction. The power save mode is released after the Normal Display instruction.
- *3 Until "LCD driving voltage set" execution, NJU6579 operating current is higher than usual state and all COM/SEG terminals output V DD level continuously except the LCD driving waveform.
- *4 In case of external bleeder resistors, cut current on these resistors electrically and fix them to V DD or float them before the power save mode or at the same time. At this time V OUT terminal should be floated or connected to the lowest voltage level of the system.
- *5 In case of the external power supply, it should be turned off before the power save mode or at the same time, and V OUT terminal should be floated or connected to the lowest voltage of the system.




(4) Internal Power Supply

(a) Voltage quadrupler


Four times negative voltage(V_{DD} common) of the voltage V_{DD} - V_{SS} is output from V_{OUT} terminal when connecting three capacitor between C1 $^+$ and C1 $^-$, C2 $^+$ and C2 $^-$, C3 $^+$ and C3 $^-$, V_{SS} and V_{OUT} .

Step up circuits like as Voltage Doubler, Tripler and Quadrupler using a oscillation circuits output as its clock signal, therefore, the oscillation circuits operation is required when step up operation. The voltage relation regarding the step up circuits is shown in below. When voltage quadrupler operation, the operation voltage V DD should be less than 3.3V.





· Examples for connection with the capatitors


C3 ⁻



Quadrupler









(b) Voltage Adjust Circuits

The step up voltage of V $_{0\,U\,T}$ output from V $_{5}$ through the voltage adjust circuits. The output voltage of V $_{5}$ is adjusted by changing the Ra and Rb within the range of $|V_{5}| < |V_{0\,U\,T}|$. The output voltage can calculated by the following formula.

$$V_{LCD} = V_{DD} - V_5 = (1+Rb/Ra) \cdot V_{REG} \cdot \cdots \cdot (1)$$




Fig. 3

 V_{REG} is a standard voltage produced from internal bleeder resistance in Fig.3. V_{REG} is possible to be fine-adjusted by EVR functions mentioned in (c).

In order to adjust the output voltage from V $_5$, connect the variable resistance among VR, V $_{DD}$ and V $_5$ as shown in Fig. 3. When fine tuning for V $_5$ is needed, combine with the fixed resistance of R1, R3 and variable resistance of R2 is recommended as shown in Fig. 3.

[Design example for R1, R2 and R3; V DD =3V / reference]

- R1+R2+R3=5M Ω (Determined by the current flown between V DD -V S)
- Variable voltage range by the R2. -7V ~ -9V (V LCD = V DD V 5 → 10V ~ 12V)
 (Determined by the LCD electrical characteristics)
- R1, R2 and R3 are calculated by above conditions and the formula of ① to mentioned below:

R1=1.25M Ω

R2=0.25M Ω

R3=3.5M Ω

* If the power supply voltage between V DD and V SS changes, V5 changes too. Therefore the power supply voltage should be stabilized in order not to change V5.



(c) Contrast Adjustment by using the EVR function

To use EVR function, the LCD driving voltage of V 5 which controls LCD display contrast can adjust by the instruction. The EVR function is executed to set the 4 bits data into the EVR resistor and determine the one output voltage status out of 16 prefixed voltage status as the following table.

When execute the EVR function, set the T $_1$ and T $_2$ except the "H, H" and execute the Internal Power Supply On instruction.

ΕV	/R register	V _{REG} [V]	V LCD
(00) н	(0, 0, 0, 0)	(135/150)·(V DD -V SS)	Low
(01) н	(0, 0, 0, 1)	(136/150)·(V DD -V SS)	
(02) н	(0, 0, 1, 0)	(137/150)·(V DD -V SS)	
(0D) _H	(1, 1, 0, 1)	(148/150)·(V DD -V SS)	High
(0E) _H	(1, 1, 1, 0)	(149/150)·(V DD -V SS)	
(0F) _H	(1, 1, 1, 1)	(150/150)·(V DD -V SS)	

Adjustable range of the LCD driving voltage when EVR function using
 The adjustable range is decided by the resistors Ra,Rb and V DD -V SS voltage.

[Design example for the adjustable range / reference]

- Condition
$$V_{DD}$$
 =3.0V, V_{SS} =0V Ra=1M Ω , Rb=3M Ω (Ra:Rb=1:3)

The adjustable range and the step voltage are calculated at this condition as follows.

In case of (00) $_{\rm H}$ in the EVR register, $V_{\rm LCD} = ((Ra+Rb)/Ra)\cdot V_{\rm REG}$ $= (4/1)\cdot[(135/150)\cdot 3.0]$ = 10.8VIn case of (0F) $_{\rm H}$ in the EVR register,

$$V_{LCD} = ((Ra+Rb)/Ra)\cdot V_{REG}$$


= (4/1)·[(150/150)·3.0]
= 12.0V

	Min. (00) н Мах. (01	=) н
Adjustable Range	10. 8 ←> 12. 0	[V]
Step Voltage	80	[mV]



*) The V LDC operating temperature. Please refer to the following graphs.

(condition) VDD = 3V
$${\rm Ra=1M~\Omega~,~Rb=3M~\Omega~(~Ra:Rb=1:3~)}$$
 Voltage Quadrupler






(d) LCD Driving Voltage Generation Circuits


The LCD driving bias voltage of V $_1$,V $_2$,V $_3$,V $_4$ are generated internally to divide the V $_5$ voltage by the bleeder resistance. And its supply to the LCD driving circuits after convert the impedance.

As shown in Fig. 4, Five capacitors are required for each LCD driving voltage terminal as a voltage stabilizing. And the value of capacitors C3, C4, C5, C6, C7 and C8 determine by combine with the actual LCD panel.

Using the internal Power Supply

Using the external Power Supply





Reference set up value VLCD = VDD-V5 ≒ 10 ~12V

Item	Value
Соит	4.7∼10µF
C1,C2C3	4.7∼10µF
C4 to C8	0. 1~0. 47μF
R1	1.25MΩ
R2	0.25ΜΩ
R3	3.5МΩ

Fig. 4

- *1 To avoid the malfunction, use a short wiring for the feed back resistance Rf of oscillation circuits.
- *2 Short wiring or sealed wiring is required for the VR terminal due to the high impedance of VR terminal.
- *3 Following connection of VOUT is required when external power supply using.

When $V_{SS} > V_{\delta} - V_{OUT} = V_{\delta}$ When $V_{SS} \leq V_{\delta} - V_{OUT} = V_{SS}$



(5) MPU Interface

(5-1) Interface type selection

NJU6579 can interface by using both of 8 bit bilateral data bus (D τ to D $_0$) or serial interface (SI). The 8 bit parallel or serial interface is determined the P/S terminal connected to "H" or "L" level as shown in Table 5. In case of the serial interface, status and RAM data read out is impossible.

	Iable 5										
P/S	Туре	cs	A0	RD	WR	C86	SI	SCL	D 0 ~ D 7		
Н	Parallel	cs	A0	RD	WR	C86	-	-	D 0 ~ D 7		
L	Serial	cs	A0	-	-	-	SI	SCL	-		

(5-2) Parallel Interface

The NJU6579 can interface both of 68 or 80 type MPU directly by setting the parallel interface (P/S="H") and "H" or "L" of the C86 terminal as shown in table 6.

			Table	6		
C86	Туре	CS	A0	RD	WR	D 0 ~ D 7
Н	68 type MPU	cs	A0	E	R/W	D 0 ~ D 7
L	80 type MPU	cs	A0	RD	WR	D 0 ~ D 7

(5-3) Discrimination of Data Bus Signal


The NJU6579 discriminate the signal on the data bus by the combination of A0, E, R/W, and (RD,WR) signals as shown in Table 7.

				Table 7
Common	68 type	80 type		Function
A0	R/W	RD	WR	
1	1	0	1	Read Display Data
1	0	1	0 Write Display Data	Write Display Data
0	1	0	1	Status Read
0	0	1	0	Write into the Register(Instruction)

(5-4) Serial Interface.(P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminals set to CS="L" and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition in no chip selection period. The data input from SI terminal is MSB first like as the order of D τ , D τ ,

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface.






(5-5) Access to the Display Data RAM and Internal Register.

The NJU6579 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU read out the data from the Display Data RAM, the data read out in the data read cycle(dummy read) is held in the bus-holder at once then read out from the bus-holder to the system bus at next data read cycle. And when write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.

Therefore high speed data transmission between MPU and NJU6579 is available because of the limitation of access time of NJU6579 locking from MPU is just determined by the cycle time only which ignored the access time of t_{ACC} and t_{DS} of Display Data RAM. If the cycle time can not be kept in the MPU operation, NOP operation cycle which equivalent to the waiting operation is useful.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 6.



(5-6) Chip Select

CS is Chip Select terminal. The Chip Select is executed by the setting of \overline{CS} ="L". Only the select mode, the interface with MPU is available. In the non select period, the D $_0 \sim D_T$ are high impedance and A0, \overline{RD} , \overline{WR} , SI and SCL input are put on the disable state. If the serial interface is selected in the non select period, the shift register and counter are reset. The reset input is regardless with the condition of CS.



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

		<u> </u>	14-20 0/
PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V _{DD}	- 0.3 ~ + 7.0 - 0.3 ~ + 4.5 (used Tripler) - 0.3 ~ + 3.3 (used Quadrupler)	٧
Supply Voltage (2)	V 5	V _{DD} −13. 5 ~ V _{DD} +0. 3	٧
Supply Voltage (3)	V1~V4	V₅ ~ V _{DD} +0. 3	٧
Input Voltage	Vin	- 0.3 ~ V _{oD} +0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	လွ
Storage Temperature	Tstg	- 55 ~ + 125 (Chip) - 55 ~ + 100 (TCP)	Ω

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) All voltage values are specified as V ss = 0 V.
- Note 3) The relation : $V_{DD} \ge V_{1} \ge V_{2} \ge V_{3} \ge V_{4} \ge V_{5}$; $V_{DD} > V_{SS} \ge V_{OUT}$ must be maintained.
- Note 4) Decoupling capacitor should be connected between V DD and V ss due to the stabilized operation for the voltage converter.

■ ELECTRICAL CHARACTERISTICS (1)

 $(V_{DD}=3V\pm10\%, V_{SS}=0V, Ta=-20\sim+75^{\circ}C)$

PARAM	IETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	Note
Operating	Recommend	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			2. 7	3. 0	3. 3		
Voltage(1)	Available	V DD			2. 4		5. 5	٧	5
	Recommend	V ₅			V _{DD} −13. 5		V _{D D} −3. 5		
Operating	Available	V 5			V _{DD} −13. 5			.,	
Voltage (2)	Available	V_1, V_2	V _{LCD} =V _{DD} -V ₅		V _{D D} −0. 6xV	LCD	V DD	٧	
	Available	V3, V4			V ₅	Voc	-0. 4xV _{LCD}		
Input	High Level	Vinc	DO, D1D7, A RD, WR, C86, SI,	0. 8xV _{DD}		V _{DD}	٧		
Voltage	Low Level	VILC	ľ	Terminals	V ss		0. 2xV _{DD}	•	1
Output	High Level	V _{онс}	DO, D1 D7,	1₀==0.5mA	0. 8xV _{DD}		V _{DD}		
Voltage	Low Level	V _{OLC}	Terminals	1 ₀ = 0.5mA	Vss		0. 2xV _{DD}	٧	
Innut Leaks	me.	lu	All input te	rminals	-1.0		1. 0		
IIIput Leaka	Input Leakage Current		All I/O term	(DO D7)	-3.0		3. 0	uA	6
Driver On-resistance		R _{ON 1}		/ _{L CD} =13. 5V		2.0	3. 0		
		R _{ON2}	ext. power supply	/LCD=10. OV		3. 0	4. 5	kΩ	7
Stand-by Cu	rrent	lppa	during power	save Mode		T. B. D.	T. B. D.	uА	8



■ ELECTRICAL CHARACTERISTICS (2)

PARAMETER	SYMBOL.	CONDIT	IONS	MIN	TYP	MAX	UNIT	Note
Operating Current	I _{DD1}	Display	V _{LCD} =10V		T. B. D.	T. B. D.	цA	8
	1002	Accessing fcyc=200kHz			T. B. D.	T. B. D.	uА	9
Input Terminal Capacitance	CIN	A0, CS, RES, RD, SCL, P/S, T1, T2 Ta=25 C	WR, C86, SI, 2, D₀∼D₁		10		рF	
Oscillation Frequency	fosc	Rf=1MΩ, VDD=2	2. 7V, Ta=25°C	T. B. D.	16	T. B. D.	kHz	

	Input	V DD 1	V _{DD} -V _{SS}	2. 4		5. 5	٧	
	Voltage	V _{DD2}	V _{DD} -V _{SS} , used Quadrupler	2. 4		3. 3	ľ	10
	Output Volt.	V ou r	Vss-VLCD, used Quadrupler	-9.9			٧	
	Step-up output on- resistance	RSTEP	used Quadrupler, C ₁ ~C ₃ , C _{OUT} =4. 7μF V _{DD} =3. 0V	T. B. D.	T. B. D.	T. B. D.	Ω	
Voltage	Adjustment range of LCD Driving Volt		Quadrupler Circuit "OFF"	V _{DD} −13. 5		V _{DD} -5. 0	٧	11
Quad⊢ rupler	Voltage Follower	V ₅	Voltage Adjustment Circuit "OFF"	V _{DD} −13. 5		V _{DD} -5. 0	٧	
	0	I _{OUT 1}	V _{DD} =3. 3V, V _{LCD} =10V		T. B. D.	T. B. D.		
	Operating	10012	COM/SEG Term Open,		T. B. D.	T. B. D.	uА	12
ļ	Current	Гоота	No Access Display check, pattern		T. B. D.	T. B. D.		
	Voltage Reg.	VREG	V _{DD} =3. 0V, Ta=25°C	-	T. B. D.	T. B. D.	%	13

- Note 5) NJU6579 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.
- Note 6) Apply to the High-impedance state of D o to D 7 terminals.
- Note 7) R on is the resistance values between power supply terminals(V 1, V 2, V 3, V 4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).
- Note 8,9,12) Apply to current after "LCD Driving Voltage Set".
- Note 8) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.
- Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as I DD IX.
- Note 10) Supply voltage (V DD) range for internal Voltage Quadrupler operation.
- Note 11) LCD driving voltage V₅ can be adjusted within the voltage follower operating range.
- Note 12) Each operating current of voltage supply circuits block is specified under below table conditions.


SYMBOL	Sta	itus		Operating	Condition		External	
	_	_	internal	Voltage	Voltage	Voltage	Voltage Supply	
	11	12	Oscillator	Tripler	Adjustment	Follower	(Input Terminal)	
I _{OUT1}	L	*	Validity	Validity	Validity	Validity	Unuse	
louT2	H	L	Validity	Invalidity	Validity	Validity	Use (Vout)	
louтз	Ξ	Н	Validity	Invalidity	Invalidity	Validity	Use (Vout, V5)	

* = Don't Care



Note 13) Apply to the precision of $V_{\mbox{\tiny LCD}}$ voltage on each EVR steps.

■ MEASUREMENT BLOCK DIAGRAM



■ ELECTRICAL CHARACTERISTICS (3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	t _R	RES Terminal	1.0			us	14
Reset "L" Level Pulse Width	t _{RW}	RES Terminal	10			us	15


Note 14) Specified from the rising edge of RES to finish the internal circuit reset.

Note 15) Specified minimum pulse width of RES signal. Over than t RW "L" input should be required for correct reset operation.



BUS TIMING CHARACTERISTICS

· Read/Write operation sequence (80 Type MPU)



A/ -2	OV-L-109/	Ta=-20~75°C)
(Vnn=3	UV + 10%	a=-20~ /5~()


						10%, 18- 20	70 0
PAF	SYMBOL	MIN	MAX	CONDITION	UNIT		
Address Hold Time		AO, CS	TAHB	25			
Address Set Up Time		Terminals	tawe	25			Ì
System Cycle Time		====	tores	450			
Control Pulse Width	₩R, "L"	WR, RD Terminals	tccL(W)	50			
	RD, "L"		tccl (R)	200			
	"H"		tccH	220			ns
Data Set Up Time			tose	120			
Data Hold Time		D₀∼D₁	tонв	35			
RD Access Time		Terminals	t _{ACC} 8		140	0-100-5	
Output Disable Time			tснв	0	35	CL=100pF	
Rise Time, Fall Time		CS, WR, RD, AO, Do∼D₁ Terminals	tr, tr		15		

Note 16) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 17) Each timing is specified based on $0.2xV_{\,DD}$ and $0.8xV_{\,DD}$.



· Read/Write operation sequence (68 Type MPU)



 $(V_{DD}=3.0V\pm10\%. Ta=-20\sim75^{\circ}C)$

					0.012	-10/4, 1a- 20	70 0,
PAR	SYMBOL	MIN	MAX	CONDITION	UNIT		
Address Hold Time		AO, CS, R/W	t _{ah6}	25			
Address Set L	p Time	Terminals	tawe	25			
System Cycle	Time		tcyce	450			
Enable	Read			200			
Pulse Width	Write	E Terminal	tew	50			ns
Data Set Up Time			tos6	120			
Data Hold Time		D₀~D₁	tонв	40		1	
Access Time		Terminals	tacce		140	Q 400 E	
Output Disabl	e Time		tснв	0	45	CL=100pF	
Rise Time, Fall Time		AO, CS, R/W, E, Do~D, Terminals	tr, tr		15		


Note 18) t cyce indicates the E signal cycle during the $\overline{\text{CS}}$ activation period. The System Cycle Time must be required after $\overline{\text{CS}}$ becomes active.

Note 19) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 20) Each timing is specified based on 0.2xV pp and 0.8xV pp.



· Write operation sequence (Serial Interface)



 $(V_{DD}=3.0V\pm10\%, Ta=-20\sim75^{\circ}C)$


PARAMET	r E D	CVIDO	·	T	LONDITION	
PARAMEI	SYMBOL	MIN	MAX	CONDITION	UNIT	
Serial Clock cycle	SCL Terminal	tscvc	1000		1	
SCL "H" pulse width		tsHw	300			
SCL "L" pulse width		tsıw	300		1	
Address Set Up Time	AO Terminal	tsas	250		-	İ
Address Hold Time		tsan	400			ns
Data Set Up Time	SI Terminal	tsos	250			
Data hold Time		tsoн	100		-	
CS-SQL Time	CS Terminal	tess	60		1	
CS=SUL TIME		tсsн	800			
Rise Time, Fall Time	SCL, AO, CS SI, Terminals	tr, tr		15		

Note 21) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 22) Each timing is specified based on 0.2xV DD and 0.8xV DD.



■ LCD DRIVING WAVEFORM





■ APPLICATION CIRCUIT

·Microprocessor Interface Example

The NJU6579 can interface with both of 80 type and 68 type MPU by the serial format directly. Therefore minimum wiring for the MPU interface is available.

