



# **PRELIMINARY**

# BIT MAP LCD DRIVER

#### ■ GENERAL DESCRIPTION

The NJU6577 is a bit map LCD driver to display graphics or characters.

It contains 4,240 bits display data RAM, microprocessor interface circuits, instruction decoder, 80-segment and 53-common (1 out of 53-driver is prepared for icon display) drivers.

The bit image display data is transferred to the display data RAM by serial or 8-bit parallel mode.

 $53 \times 80$  dots graphics or 5-character 3-line by  $16 \times 16$  dot character with icon are displayed by NJU6577 itself.

The wide operating voltage like as 2.4V to 5.5V and low operating current are useful to apply small sized battery operated items.

The build-in Electrical Variable Resistance is very precision, furthermore the rectangle outlook is very applicable to COG or Slim TCP.

#### ■ PACKAGE OUTLINE



NJU6577C

# 5

#### **■ FEATURES**


- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 4,240 bits
- 133 LCD Drivers 53- common and 80-segment
- Direct Interface with both of 68 and 80 type MPU
- Serial Interface
- Programmable Duty Ratio ; 1/52 or 1/53 Duty
- Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Display Starting Line Set, Column Address Set, Status Read, All On/Off, Icon Display, Read Modify Write Common Driver order Assignment and Power Saving.

- Power Supply Circuits for LCD Incorporated Step up Circuits, Regulator, Voltage Follower x 4
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.4V ~ 5.5V
- LCD Driving Voltage --- 6.0V ~ 13.5V
- Package Outline --- Chip / Bumped Chip / TCP
- C-MOS Technology



## **■ PAD LOCATION**



Chip Center X=0um, Y=0um
Chip Size X=8.46mm, Y=2.88mm
Chip Thickness 400um ± 30um
Bump Size 60umx 110um
Bump Height 25um TYP.
Bump Material Au

Four PADs illustrated with this mark are the alignment marks for COG.



# ■ PAD COORDINATES

Chip Size 8.46 mm x2.88 mm(Chip Center X=0um,Y=0um)

PAD COO	KDINA I ES		Cilip	Size 8.46 mm	XZ.0
Νo.	Terminal	X (μm)	Y= μ m	. No.	Те
1	osc	-3903	-1277	51	٧
2	V DB	-3823	-1277	52	V
3	T <sub>1</sub>	-3743	-1277	53	V
4	T 2	-3663	-1277	54	P
5	Vss	-3583	-1277	55	C
6	cs	-3503	-1277	56	V
7	RES	-3423	-1277	57	C
8	AO	-3343	-1277	58	C
9	Vss	-3263	-1277	59	C
10	WR	-3183	-1277	60	C
11	RD	-3103	-1277	61	C
12	V DD	-3023	-1277	62	
13	D o	-2728	-1277	63	C
14	D <sub>1</sub>	-2228	-1277	64	C
15	D <sub>2</sub>	-1728	-1277	65	
16	D <sub>3</sub>	-1228	-1277	66	C
17	D٠	-728	-1277	67	C
18	Dе	-228	-1277	68	
19	D 6	272	-1277	69	C
20	D 7	772	-1277	70	C
21	SCL	1120	-1277	71	
22	SI	1200	-1277	72	
23	<b>V</b> DD	1280	-1277	73	
24	V DD	1360	-1277	74	
25	V DD	1440	-1277	75	
26	V ss	1520	-1277	76	C
27	Vss	1600	-1277	77	<u> </u>
28	Vss	1680	-1277	78	
29	Vout	1760	-1277	79	<u> </u>
30	Vout	1840	-1277	80	
31	Vout	1920	-1277	81	<u> </u>
32	C2 -	2000	-1277	82	<u> </u>
33	C2 -	2080	-1277	83	8
34	C2 <sup>+</sup>	2160	-1277	84	8
35	C2 <sup>+</sup>	2240	-1277	85	8
36	C3 <sup>+</sup>	2320	-1277	86	5
37	C3 <sup>+</sup>	2400	-1277	87	8
38	C3 -	2480	-1277	88	5
39	C3 <sup>-</sup>	2560	-1277	89	5
40	C1 -	2640	-1277	90	
41	C1	2720	-1277	91	5
42	C1 <sup>†</sup>	2800	-1277	92	8
43	C1 <sup>+</sup>	2880	-1277	93	
44	0a <b>V</b>	2960	-1277	94	
45	V ı	3040	-1277	95	
46	V 2	3120	-1277	96	5
47	V a	3200	-1277	97	
48	V 4	3280	-1277	98	5
49	V 5	3360	-1277	99	5
50	V 5	3440	-1277	100	5

No.	Terminal	X (μ m)	Υ ( μ m)
51	<b>V</b> 6	3520	-1277
52	VR	3600	-1277
53	V DD	3680	-1277
54	P/S	3760	-1277
55	C 8 6	3840	-1277
56	Vss	3920	-1277
57	C 25	4063	-880
58	C 24	4063	-800
59	C 2 3	4063	-720
60	C 2 2	4063	-640
61	C 2 1	4063	-560
62	C 20	4063	<del>-4</del> 80
63	C 19	4063	<del>-4</del> 00
64	C 18	4063	-320
65	C 17	4063	-240
66	C 16	4063	-160
67	C 16	4063	-80
68	C 14	4063	0
69	C 13	4063	80
70	C 12	4063	160
71	C 1 1	4063	240
72	C 10	4063	320
73	C <sub>9</sub>	4063	400
74	C s	4063	480
75	C,	4063	560
76	C 6	4063	640
77	C 6	4063	720
78	C <sub>4</sub>	4063	800
79	C <sub>3</sub>	4063	880
80	C <sub>2</sub>	4063	960
81	C <sub>1</sub>	4063	1040
82	Co	4063	1120
83	SEG o	3145	1276
84	SEG 1	3065	1276
85	SEG 2	2985	1276
86	SEG 3	2905	1276
87	SEG 4	2825	1276
88	SEG 5	2745	1276
89	SEG 6	2665	1276
90	SEG 7	2585	1276
91	SEG 8	2505	1276
92	SEG 9	2425	1276
93	SEG 10	2345	1276
94	SEG 11	2265	1276
95	SEG 12	2185	1276
96	SEG 13	2105	1276
97	SEG 14	2025	1276
98	SEG 14	1945	1276
99	SEG 16	1865	1276
100	SEG 17	1785	1276
100	JEG 17	1703	12/0




No.	Terminal	Χ ( μ m)	Υ ( μ m)
101	SEG 18	1705	1276
102	SEG 19	1625	1276
103	SEG 20	1545	1276
104	SEG 21	1465	
105	SEG 2 2	1385	1276
106	SEG 23		1276
107	SEG 2 4	1305	1276
108	SEG 2 5	1225	1276
109	SEG 2 6	1145 1065	1276
110	SEG 2 7	+	1276
111	SEG 28	985	1276
112	SEG 2 9	905	1276
113		825	1276
114	SEG 30	745	1276
	SEG 3 1	665	1276
115 116	SEG 3 2	585	1276
	SEG 3 3	505	1276
117	SEG 3 4	425	1276
118	SEG 3 5	345	1276
119	SEG 36	265	1276
120	SEG 3 7	185	1276
121	SEG 3 8	105	1276
122	SEG 3 9	25	1276
123	SEG 40	-55	1276
124	SEG 41	-135	1276
125	SEG 4 2	-215	1276
126	SEG 4 3	-295	1276
127	SEG 44	-375	1276
128	SEG 4 5	-455	1276
129	SEG 46	-535	1276
130	SEG 47	-615	1276
131	SEG 48	-695	1276
132	SEG 49	-775	1276
133	SEG 60	-855	1276
134	SEG 5 1	-935	1276
135	SEG 6 2	-1015	1276
136	SEG 5 3	-1095	1276
137	SEG 54	-1175	1276
138	SEG 5 5	-1255	1276
139	SEG 5 6	-1335	1276
140	SEG 57	-1415	1276
141	SEG 58	-1495	1276
142	SEG 5 9	-1575	1276
143	SEG 60	-1655	1276
144	SEG 61	-1735	1276
145	SEG 6 2	-1815	1276
146	SEG 63	-1895	1276
147	SEG 64	-1975	1276
148	SEG 6 6	-2055	1276
149	SEG 66	2135	1276
150	SEG 67	-2215	1276

	<del></del>	T	
No.	Terminal	X (μm)	Υ ( μ m)
151	SEG 68	-2295	1276
152	SEG 69	-2375	1276
153	SEG 7 0	-2455	1276
154	SEG 71	-2535	1276
155	SEG 72	-2615	1276
156	SEG 73	-2695	1276
157	SEG 74	-2775	1276
158	SEG 75	-2855	1276
159	SEG 7 6	-2935	1276
160	SEG 77	-3015	1276
161	SEG 7 B	-3095	1276
162	SEG 79	-3175	1276
163	C 26	-4064	1121
164	C 27	-4064	1041
165	C 28	-4064	961
166	C 29	-4064	881
167	C 30	-4064	801
168	C 31	-4064	721
169	C 3 2	-4064	641
170	C 33	-4064	561
171	C 34	-4064	481
172	C 35	-4064	401
173	C 36	-4064	321
174	C 37	-4064	241
175	Сзв	-4064	161
176	C 39	-4064	81
177	C 40	-4064	1
178	C 41	-4064	-79
179	C 42	-4064	-159
180	C 43	-4064	-239
181	C 44	-4064	-319
182	C 45	-4064	-399
183	C 46	-4064	-479
184	C 47	-4064	-559
185	C 48	-4064	-639
186	C 49	-4064	-719
187	C 50	-4064	-799
188	C 51	-4064	-879
189	COMI	-4064	-959
ALIGNMENT	ALI A1	-4090	-1303
ALIGNMENT	ALI A2	4089	-1303
ALIGNMENT	ALI B1	4089	1282
ALIGNMENT	ALI B2	-4090	1282



#### **■ BLOCK DIAGRAM**





# ■ TERMINAL DESCRIPTION

No.	Symbol	1/0	F									
<del></del>	<del>-</del>	+	Function									
2,12,23, 24,25,44 ,53	V oo	Power	V DD =+3V. (Less then 4.5V should apply when voltage tripler using.) (Less then 3.3V should apply when voltage quadrupler using.)									
5,9,26, 27,28,56	<b>V</b> ss	GND	V ss =0V									
45 46 47 48 49,50,51	V 1 V 2 V 3 V 4 V 5	Power	LCD Driving Voltage Supplying Terminal. If internal voltage tripler does not use, supply each level from outside maintained following relation.  VoD≥ V1≥ V2≥ V3≥ V4≥ V5  When internal power supply is on, internal circuits generated and supply following LCD bias voltage to V1~ V4 terminals.  The ratio of LCD bias is selected by "LCD bias set" instruction.  Term. V1 V2 V3 V4  Volt. V5+7/8VLCD V6+6/8VLCD V5+2/8VLCD V5+1/8VLCD  (VLCD=VDD-V5)									
42,43 40,41 34,35 32,33 36,37 38,39	C1 <sup>+</sup> C1 <sup>-</sup> C2 <sup>+</sup> C2 <sup>-</sup> C3 <sup>+</sup> C3 <sup>-</sup>	0	Step up capacitor connecting terminals.  In case of quadrupler operation, connect the capacitor between C1 <sup>+</sup> and C1 <sup>-</sup> , C2 <sup>+</sup> and C2 <sup>-</sup> , and C3 <sup>+</sup> and C3 <sup>-</sup> .  In case of tripler operation, connect the capacitor between C1 <sup>+</sup> and C1 <sup>-</sup> , C2 <sup>+</sup> and C2 <sup>-</sup> , connect C2 <sup>-</sup> to C3 <sup>-</sup> , and C3 <sup>+</sup> should be open.(or connect the capacitor between C1 <sup>+</sup> and C1 <sup>-</sup> , C3 <sup>+</sup> and C3 <sup>-</sup> , connect C2 <sup>+</sup> to C3 <sup>+</sup> , and C2 <sup>-</sup> should be open.)  In case of doubler operation, connect the capacitor between C1 <sup>+</sup> and C1 <sup>-</sup> , connect C1 <sup>-</sup> to C3 <sup>-</sup> , and C2 <sup>-</sup> , C2 <sup>+</sup> , C3 <sup>+</sup> should be open.									
29,30,31	<b>V</b> ou t	0	Step up voltage output terminal. Connect the set up capacitor between this terminal and V $_{ss}$ .									
52	VR	-	Voltage adjust terminal. V $_{5}$ level is adjusted by external bleeder resistance connect between V $_{00}$ and V5 terminal.									
3	T 1	_	LCD bias voltage control terminals.    T									
13 ~ 20	Do ~ D7	1/0	Tri-state bilateral Data I/O terminal when 8-bit parallel operation.									
8	A0	1	Connect to the Address bus of MPU. The data on the D <sub>0</sub> to D <sub>7</sub> is distinguished Display data or Instruction by this signal.  A0 H L  Dist. Display Data Instruction									
7	RES	1	Reset terminal. When the RES terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of RES.									
6	cs	1	Chip select terminal. Data Input/Output are available during CS ="L".									



No.	Symbol	I/O	Function											
11	RD (E)	ļ	<when 80="" interface="" mpu="" type="" with=""> RD signal of 80 type MPU input terminal. Active"L". During this signal "L", the data bus becomes as output terminal. <when 68="" interface="" mpu="" type="" with=""> Enable clock of 68 type MPU input terminal. Active "H".</when></when>											
10	WR (R/W)	1	Connect the 80 type MPU WR signal. Active "L".  The data on the data bus input synchronizing the rise edge of this signal.   When interface with 68 type MPU>  Read/write control signal of 68 type MPU input terminal.  R/W H L  State Read Write											
55	C86	ı	Select the MPU interface type.  C86 H L  Status 68 Type 80 Type											
22	SI	ı	Serial data input terminal .											
21	SCL	i	Serial data clock signal input terminal. SI data input at the rise edge of SCL in successively. It convert to the parallel data at the 8th SCL clock rise edge.											
54	P/S	1	Serial or parallel interface select terminal.  P/S Chip Select Data/Command Data Read/Write Serial CLK  "H" CS A0 Do~Do RD, WR —  "L" CS A0 SI Write only SCL  *RAM data and status read operation is impossible when select the serial interface.  • When select the parallel interface (P/S="H"), SI and SCL must be fixed "H" or "L".  • When select the serial interface (P/S="L"), RD and WR must be fix "H" or "L", and Do~Do becomes to the high impedance state.											
1	osc		System clock input terminal for Maker testing. This terminal should be open.											



No.	Symbol	1/0		Function									
57 ~	C 25	0	LCD drive output terminals.  Segment output terminals : SEG o to SEG 79  Common output terminals :C o to C 61										
82	C。 SEG。		Segment output terminal Segment driving output terminals. The following output voltage is selected by combination of FR and data in the RAM.										
~ 162	~ SEG 7.9		RAI	M.									
163	C 26		Dat H	<u> </u>		Normal V DD V 5	Reverse V 2 V 3						
189	C 5 1	1	L	l L		V 2	V DD V 5						
			Common Output     Common driving     selected by constant	g outp	ut tern	ninals. The	e following out	tput voltage is ing data.					
			Scan	data H L	FR H L H	Output	Voltage V 5 V DD V 1						
	сомі	0		Icon common output terminal. Icon common output when Icon Display instruction execution.									
			Icon Disp	lay Ol	l lc	on Display V or							



#### Functional Description

#### (1) Description for each blocks

#### (1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag output from D 7 terminal when status read instruction is executed.

If enough cycle time over then t cyc indicated in the bus timing characteristics is kept,no need to checkt he busy flag and it realized high performance for the MPU.

#### (1-2) Line Counter

The Line Counter is reset at the FR signal changing and counts up by synchronizing common signal cycle and generate the line address which addressing the read out line of Display Data RAM.

#### (1-3) Column Address Counter

The column address counter is 8-bit presentable counter which addressing the column address as show n in Fig. 1. This counter increments (+1) up to (A0)  $_{\rm H}$  when the Display Data Read/Write instruction is executed. This counter auto-increment up to (4F)  $_{\rm H}$ , but accessing to the display data RAM over than (4F)  $_{\rm H}$  is forbidden.

Furthermore, this counter is independent with the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM correspondence to the Segment Driver.

#### (1-4) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the dat a by changing the page, the page address set instruction is required. Page address "7"( D 2 , D 1 , D 0 = "H") is Icon RAM area, the data only for the D 0 is valid.

#### (1-5) Display Data RAM

Display Data RAM consists of 4,240 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). The each bit in the Display Data RAM correspond to the each dot of the LCD panel and control the display by following bit data.

When Normal Display : On="1" , Off="0" When Inverse Display : On="0" , Off="1"

The Display Data RAM output 80 bit parallel data addressed by the line counter, and these data are set into the Display Data Latch.

This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rewriting

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig. 1.




Fig. 1 Correspondence with Display Data RAM and Address (COMI can be used in case of 1/53 duty set.)



#### (1-6) Common and Segment Driver Assignment

The scanning order can be assigned by setting A 3 of the Output Assignment Register as shown Table 1.

The location of Segment Drivers are fixed at any time.

Table 1

Register		COM Output Terminals										
A3	PAD No.	82	57	188	163							
A3	Pin name	C o	C 25	C 5 1	C 26							
0	<b>──</b>	СОМ 。	> COM <sub>2 5</sub>	COM 51 <	COM 2 6							
1	<b> </b> →	COM 5 1 <b>≪</b>	COM <sub>2 6</sub>	сом 。	> COM 2 5							

The Icon display is regardless with this function, therefore the Icon Display instruction must be executed when the Icon display is needed. In this time, the Icon display driver COMI is fixed to COM 52 timing regardless the other Common Driver assignment.

#### (1-7) Reset Circuits

The NJU6577 performs following initialization when the RES input is put on the "L" level.

#### Initialization

- Display Off
- ② Normal Display(Non-inverse display)
- Icon Display Reset
- ④ ADC Select : Normal (ADC Instruction D ₀ ="0")
- ⑤ Read Modify Write Mode Off
- 6 Internal Power supply(Step up) circuits Off
- Clear the serial interface register
- 8 Set the address (00) H to the Column Address Counter
- (9) Set the page "0" to the Page Address Register
- Select the D<sub>3</sub> of the Output Assignment Register to "0"
- Set the EVR register to (00) H

The RES terminal connect to the Reset terminal of MPU to reset at same time as shown in "MPU Interface Example". The reset signal require over than 10us RES="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of RES signal, the normal operation is starting.

In case of the internal power supply(Step up) circuits do not use, the RES terminal must be "L" when external power supply turn on. RES="L" input reset internal register and set above default, but oscillation circuits and output terminals like as D o through D r are no influence.

No initialization by RES when power turns on, will make Hung up condition, therefore please initialize by the RES when power turns on. By the reset Instruction performs only ® through ① mentioned in

The noise into the RES terminal should be cared when of the application design to avoid the error function.



#### (1-8) LCD Driving

#### (a) LCD Driving Circuits

NJU6577 incorporates 133 LCD Drivers like as 80 Segment drivers, 52 Common drivers and 1 Icon common driver. 52 Common drivers incorporate the shift register which scanning the common display signal. The combination among the Display data, COM scan signal and FR signal define the LCD driving output voltage. The output wave form is mentioned in the Fig. 7.

#### (b) Display Data Latch Circuits

Display Data Latch stores 80-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver. The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

#### (c) Line Counter and Latch signal of Latch Circuits

The clock for Line Counter and latch signal for the Latch Circuits are generated from display clock(CL). The line address is renewed by synchronizing with display clock and 80 bits display data are latched into display latch circuits synchronizing with display clock then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

#### (d) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR ( refer to Fig.2 ). The Frame Signal FR has a function to generate the two frame alternative driving method waveform for the LCD panel.

#### (e) Common Timing Generation

The common timing is generated by display clock CL (refer to Fig.2).




Fig. 2 Waveform of Display Timing



#### (f) Oscillation Circuits

The Oscillation Circuits which incorporates the oscillating resistance R and capacitor C, is a low power CR oscillator and it is used as display timing signal source and the clock for step up circuits for LCD driving. The oscillation circuits output frequency is divided by 4 which is used as display clock CL.

#### (g) Power Supply Circuits

Internal Power Supply Circuits generate the High voltage and Bias voltage which required by the LCD. The power Supply Circuits consist of Step up(Tripler or Doubler) Circuits, Regulation Circuits, and Voltage Follower. Though the internal Power Supply designed for small size LCD panel, therefore it will not use for the large size LCD panel application. If the contrast is no good in those application, please use external power supply supplied more high current.

The suitable values of the capacitors connecting to the V1 to V5 terminals, the step up circuit and the feedback resistors for V5 operational amplifier depend on the LCD panel. And the power consumption in the LCD panel is changeable with the display pattern. Therefore a trial with actual module should be practiced.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the step up circuits, regulation circuits, voltage follower circuits are off. In this time, the bias voltage of V  $_1$ , V  $_2$ , V  $_3$ , V  $_4$ , and V  $_5$  for the LCD supply from outside, terminals C1  $^+$ , C1  $^-$ , C2  $^+$ , C2  $^-$ , C3  $^+$ , C3  $^-$  and VR are open. The status of internal power supply can select by T  $_1$  and T  $_2$  terminal. The external power supply can be used together with some of internal power supply function.


			(":Don't Care)				
T -	Τ₂	Step up	Voltage Adj.	Buffer (V/F)	Ext. Pow Supply	C1+,C1-,C2+,C2-	VR Term.
L	*	0	0	0	-		
π	L	×	0	0	<b>V</b> out	OPEN	
I	Н	×	×	0	Vs, Vour	OPEN	OPEN

T-11- 4


When  $(T_{\perp}, T_{z})=(H, L)$ , the terminal for step up circuits of C1<sup>+</sup>,C1<sup>-</sup>,C2<sup>+</sup>,C2<sup>-</sup>,C3<sup>+</sup>,C3<sup>-</sup> are open due to the step up circuits doesn't work and supply the LCD driving voltage to the V out terminal from outside. And in case of  $(T_{\perp}, T_{z})=(H, H)$ , terminals for step up circuits and VR are open, and supply the LCD driving voltage from outside due to the Step up circuits and Voltage adjust circuits are stop its operation.



- O Examples for application circuits of the internal Power Supply
- (1)None of the internal power supply functions.



(2) All of the internal power supply functions. (Step up, Voltage Adj., Buffer(V/F))



- (3)Some of the internal power supply functions. (Voltage Adjust., Buffer(V/F))
  - (T1,T2) = (H,L)

    V DD

    V ,

    V 2

    V 3 NJU6577

    V 4


    V 5

    V ou T

    V ss

(4)Some of the internal power supply functions.

( Buffer(V/F))



\*  $\otimes$  : These switches should be open during the power save mode.



#### (2) Instruction

The NJU6577 distinguish the signal on the data bus by combination of A0, $\overline{\text{RD}}$  and  $\overline{\text{WR}}$ . Normally, the busy check is not required as the NJU6577 is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock. In case of serial interface, the data input as MSB first serially.

The Table, 4 shows the instruction codes of the NJU6577.

Table 4. Instruction Code

		Г				-	Code	;					
	Instruction	ΑO	RD	WR	D 7	D 6	Dь	D 4	D a	D 2	D,	D <sub>o</sub>	Description
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD Display ON/OFF 0:OFF 1:ON
(2)	Page Address Set	0	1	0	1	0	1	1	*	Pa	ge	L:	Set the page of DD RAM
										Ad	dres	s	to the Page Add. Register
(3)	Column Address Set	0	1	0	0	0	0	1	`	-	rder		Set the Higher order 4 bits
	High Order 4bit	<u> </u>	<u> </u>	<u> </u>	<u> </u>	_	<u> </u>	<u> </u>			) Ad		Column Address to the Reg.
(4)	Column Address Set	0	1	0	0	0	0	0			orde		Set the Lower order 4 bits
(5)	Lower Order 4bit	0	_	-	₩—	<u></u>	<u> </u>	L		lumr Io	Ad	<del>,                                    </del>	Column Address to the Reg.
(5)	Status Read	ľ	0	1		Statu	IS		0	ľ	0	0	Read out the internal Status
(6)	Write Display Data	1	1	0	$\vdash$		۱۸/۰	ite [	)ata	<u> </u>		<u> </u>	Write the data into the
(0)	Wille Display Data	l	'	ľ			VVI	ne i	Jala				Display Data RAM
(7)	Read Display Data	1	0	1	╫─		Re	ad [	Data				Read the Data from the
''	ricua Diopia, Data	Ι΄	ľ	Ι΄				- uu	Julu				Display Data RAM
(8)	ADC Select	ō	1	0	1	0	1	0	0	0	0	О	Set the DD RAM vs Segment
`						l	ŀ					1	0:Normal 1:Inverse
(9)	Normal or Inverse	0	1	0	1	0	1	0	0	1	1	0	Inverse the On and Off Display
	of On/Off Set											1	0:Normal 1:Inverse
(10)	Whole Display On	0	1	0	1	0	1	0	0	1	0	0	Whole Display Turns On
	/Normal Display				<u> </u>							1	0:Normal 1:Whole Disp. On
(11)	Icon Display	0	1	0	1	0	1	0	1	0	1	0	Set the Duty Ratio
l		_	ļ.,	<u> </u>	<u> </u>	ļ.,		-		<u> </u>	_	1	0:No Icon 1:With Icon
(12)	Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the Column Add.
			1	l									Register when writing but
(4.2)	End	0	1	0	1	1	1	0	1	1	1	0	no-change when reading Release from the Read
(13)	End	ľ	'	١٠	∥'	'	l'	١٠	'	'		ľ	Modify Write Mode
(14)	Reset	0	1	0	1	1	1	0	0	0	1	n	Initialize the internal Circuits
(' <del>''</del> '	Reset	ľ		١	'	'			ľ	ľ	'	ľ	indanze the internal Circuits
(15)	Output Assignment	0	1	0	1	1	0	0	<b>A</b> 3	*	*	*	Set the scanning order of
<b> </b> `	Register Set					L							common drivers to the Register
(16)	Internal Power	0	1	0	0	0	1	0	0	1	0	0	0:Int. Power Supply Off
	Supply On/Off								L	<u> </u>	<u> </u>	1_	1:Int. Power Supply On
(17)	LCD Driving  Voltage Set	0	1	0	1	1	1	0	1	1	0	1	Set LCD Driving Voltage after after the internal(external) power supply is turned on
(18)	EVR Register Set	0	1	0	1	0	0	0	Se	ttina	Dat	<u>—</u> а	Set the V <sub>5</sub> output level to
``'	=	}	ľ	Ī	•		Ī	1	Setting Data			-	the EVR register
(19)	Power Save	0	1	0	1	0	1	0	1	1	1	0	Set the Power save Mode
	(Dual Command)	0	1	0	1	0	1	0	0	1	0	1	

(\*:Don't Care)



#### (3) Explanation of Instruction Code

#### (a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

			R/W								
	A0	RD	WR	<b>D</b> 7							_ <b>D</b> 。
Γ	0	1	0	1	0	1	0	1	1	1	D
Ξ	D 0: Display Off										
	1: Display On										

#### (b) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected. The access in the Display Data RAM is available by setting the page and column address(Refer the Fig. 1.). The display is no influence by changing the page addressed. Page 7 is a lcon display data area which available only for the D  $_{\rm O}$ .

		R/W									
A0	RD	WR	<b>D</b> 7							D٥	
0	1	0	1	0	1	1	*	A 2	<b>A</b> 1	Αo	(*:Don't Care)

<b>A</b> 2	<b>A</b> 1	Αo	Page
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7



#### (c) Column Address

When MPU access the Display Data RAM, page address set(refer(b) in front page) and column address set are required before the data writing. The column address set performs twice address setting of higher order 4 bits and lower order 4 bits. When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting.

This counter auto-increment up to (A0)  $_{\rm H}$ , but accessing to the display data RAM over than (4F)  $_{\rm H}$  is forbidden.

After writing 1 page data, page address setting is required due to page address doesn't increase automatically.

Higher Order Lower Order

A0	RD	W	R	D 7 -								D٥
0	1	0		0	0	0		1	A7	A6	A5	A4
0	1	0		0	0	0	Ι	0	А3	A2	A1	A0
A7	A6	A5	A4	A3	A	2	A1	A0		Colun	nn Add	Iress
0	0	0	0	0	(	)	0	0	$\Box$		0	
0	0	0	0	0	(	)	0	1			1	
				•								
				•							•	
0	1	0	0	1	•	<u> </u>	1	1			4F	

#### (d) Status Read

This instruction read out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

ΑO	$\overline{RD}$	WR	<b>D</b> 7							<b>D</b> •	
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0	

BUSY : BUSY=1 indicate the operating or the Reset cycle.

R/W

The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column(segment) address and segment driver.

0 :Counterclockwise Output(Inverse) Column Address 79-n ←→ Segment Driver n

1 :Clockwise Output (Normal) Column Address n ←→ Segment Driver n

(Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF: Indicate the whole display On/Off status.

0 : Whole Display "On"

1 : Whole Display "Off"

(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initialization period by RES signal or reset instruction.

0:

1: Initialization Period



#### (e) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM. The column address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without any address setting after the start address setting.

		R/W	
Α0	RD	WR	D 7
1	1	0	WRITE DATA

#### (f) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. The column address increase "1" automatically when reading, therefore, the MPU can read the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read is required after column address set as explain in "(5-5) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data can not be readout.

			R/W	
	A0	RD	WR	D 7
i	1	0	1	READ DATA

#### (a) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

		R/W								
Α0	RD	WR	<b>D</b> 7							- <b>D</b> o
0	1	0	1	0	1	0	0	0	0	D

D 0: Clockwise Output (Normal)

1: Counterclockwise Output (Inverse)

#### (h) Normal or Inverse On/Off Set

This instruction set the normal or inverse turn on and turn off for whole display. The contents of Display Data RAM is no changed by this instruction execution.

	AC	)	RE	R/W WR	D 7							- <b>D</b> 。
L	0		1	0	1	0	1	0	0	1	1	D
		D	0:	Normal	RAM (	data "1	l" corre	espond	to "On'	•		
			1:	Inverse	RAM	data "C	)" corre	espond	to "On'	•		

#### (i) Whole Display On

This instruction executes the all pixel terms on regardless the contents of the Display Data RAM. In this time, the contents of Display Data RAM is no change and is kept. This instruction takes over precedence over the "Normal or Inverse On/Off Set Instruction".

		R/W									
A0	RD	WR	D 7							- <b>D</b> o	
0	1	0	1	0	1	0	0	1	0	D	

D 0: Normal Display

1: Whole Display turns on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits put on the power save mode(refer to the (s) Power Save) .



#### (j) Icon Display

This instruction set the 1/53 duty for the Icon Display. The COMI terminal operate as COM  $_{52}$  and output the icon display data stored in D  $_{0}$  of Display Data RAM page 8 (refer to the Fig. 1).

		R/W								
A0	RD	WR	<b>D</b> 7							. <b>D</b> °
0	1	0	1	0	1	0	1	0	1	D
D	0: 1/	52 Duty								
	1. 1/	53 Duty								


#### (k) Read Modify Write

This instruction set the Read Modify Write Mode which performs the column address increment. During the Read Modify Mode, the column address increase "1" automatically when the Display Data Write Instruction is executed, but the address is no change when the Display Data Read Instruction is executed. This status is continued during End instruction execution. When the End instruction is entered the column address back to the address where the Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.

	ΔΩ	RD.	R/W WR	D 7							. D .	
Γ	0	1	0	1	1	1	0	0	0	0	آ آ	1

Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.

#### (I) Sequence of inverse display





5



#### (m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.





#### (n) Reset

This instruction executes the following initialization.

Initialization

- ① Set the Address (00) H to the Column Address Counter.
- ② Set the page "0" to the Page Address Register.
- 3 Select the D3 of the Output Assignment Register to "0".
- 4 Set 0 to the EVR Register to (00) H.

In this time, there are no influence to the Display Data RAM.

		R/VV									
A0	RD	WR	Dγ							- <b>D</b> o	
0	1	0	1	1	1	0	0	0	1	0	1

The reset signal input to the RES terminal must be required for the initialization when the power terns on. Substitution of Reset Instruction for the reset signal input to the RES terminal is not allowed.

#### (o) Output Assignment Register

This instruction sets the common driver scanning order.

		R/W									
A0	RD	WR	Dτ							<b>D</b> 0	
0	1	0	1	1	0	0	A3	*	*	*	(*:Don't Care)

A3: Set the scanning order (Refer to 1-6)

#### (p) Internal Power Supply

This instruction set the internal Power Supply On/Off. Step up circuits, Voltage Regulator and Voltage Follower are activated when set the On. To operate the step up circuits, the operation of oscillation circuits is required.

		<u>R/W</u>								
A0	RD	WR	D 7	*						D <sub>0</sub>
0	1	0	0	0	1	0	0	1	0	D

D 0: Internal Power Supply Off 1: Internal Power Supply On

The internal Power Supply must be Off when external power supply using.



(q) LCD Driving Voltage Set

This instruction sets LCD driving voltage V1 to V4 and output LCD driving waveform through the COM/SEG terminals.

A0	RD	R/W WR	<b>D</b> 7							D <sub>0</sub>
0	1	0	1	1	1	0	1	1	0	1


NJU6577 contains operational amplifiers for LCD bias voltage V1 to V4. These amplifiers current are reduced in order to realize low power consumption. Because of this reduction, LCD driving voltage V1 to V4 might be unstable just after the internal power supply is turned on.

LCD Driving Voltage Set instruction is prepared for this unstableness.

#### ● LCD driving power supply ON/OFF sequences

The following sequences are required when the power supply is tuned on/of.


When the power supply is tuned on again after the turn off (by the power save instruction), the power save release sequence mentioned in (s) is required.



- \*1 This instruction is required in both cases of the internal and external power supply.

  Until "LCD driving voltage Set" execution, NJU6577 operating current is higher than usual state and all COM/ SEG terminals output V DD level continuously except LCD driving waveform.
- \*2 The wait time depends on the C 4. C s ,C s ,C r ,C s and C out capasitors((4) (d)Fig.4), V DD and V LCD voltage.

Therefore a test on actual module should be practiced. Refer to the following graph.





#### (r) EVR Register Set

This instruction set the LCD Display contrast which is controlled by the voltage adjust circuits. When this instruction execute, the internal Electrical Variable Resistor(EVR) to change the V 5 output voltage, generate one voltage from 16 voltage state. The range of V 5 output level can be adjusted by the external resistance. For more detail, please refer to the "(4)(b) Voltage Adjust Circuits".

		R/W								
A0	RD	WR	D 7							Do
0	1	0	1	0	0	0	A3	A2	A1	A0

A4	A3	A2	A1	A0	<b>V</b> LCD
0	0	0	0	0	High
		:			;
		:			:
1	1	1	1	1	Low

V L C D = V D D - V 5

When EVR doesn't use, set the EVR register to (0,0,0,0,0).


#### (s) Power Save (Dual Command)

When both of Display Off and Whole Display On are executed, the internal circuit put on the power save mode and the operating current is reduced as same as stand by current.

The internal status in the Power Save Mode is as follows:

- ① Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- Stop the LCD driving. Segment and Common drivers output V DD level.
- ③ Keeping the display data and operating mode as before the power save mode.
- 4 All of LCD driving bias voltage fixed to the V DD level.

The power save and its release should be performed according to the following sequences.



- \*1 Power save mode requires dual-instruction. After the second instruction" whole Display ON", the power save mode starts.
- \*2 In the power save release sequence, the Display ON instruction should be performed after the Normal Display instruction. The power save mode is released after the Normal Display instruction.
- \*3 Until "LCD driving voltage set" execution, NJU6577 operating current is higher than usual state and all COM/SEG terminals output V DD level continuously except the LCD driving waveform.
- \*4 In case of external bleeder resistors, cut current on these resistors electrically and fix them to V DD or float them before the power save mode or at the same time. At this time V DD terminal should be floated or connected to the lowest voltage level of the system.
- \*5 In case of the external power supply, it should be turned off before the power save mode or at the same time, and V out terminal should be floated or connected to the lowest voltage of the system.




#### (4) Internal Power Supply

### (a) Voltage quadrupler


Four times negative voltage( $V_{00}$  common) of the voltage  $V_{00}$  -V ss is output from  $V_{007}$  terminal when connecting three capacitor between C1  $^+$  and C1  $^-$ , C2  $^+$  and C2  $^-$ , C3  $^+$  and C3  $^-$ , V ss and V  $_{007}$ .


Step up circuits like as Voltage Tripler or Doubler using a oscillation circuits output as its clock signal, therefore, the oscillation circuits operation is required when step up operation. The voltage relation regarding the step up circuits is shown in below. When voltage quadrupler operation, the operation voltage


V DD should be less than 3.3V.




#### · Examples for connecting the capacitors











#### (b) Voltage Adjust Circuits

The step up voltage of  $V_{00T}$  output from  $V_{5}$  through the voltage adjust circuits. The output voltage of  $V_{5}$  is adjusted by changing the Ra and Rb within the range of  $|V_{5}| < |V_{00T}|$ . The output voltage can calculated by the following formula.

$$V_{LCD} = V_{DD-} V_{S} = (1+Rb/Ra)\cdot V_{REG} \cdots ①$$




Fig. 3

Where, the V REG is a constant voltage in the NJU6577 like as V REG =2.0V.

To adjust the output voltage from  $V_5$ , connect the variable resistance among VR,  $V_{00}$  and  $V_5$  as shown in Fig. 3. When fine tuning for  $V_5$  is needed, combine with the fixed resistance of R1, R3 and variable resistance of R2 is recommended as shown in Fig. 3.

[ Design example for R1, R2 and R3; V DD =3V / reference ]

- R1+R2+R3=5M  $\Omega$  (Determined by the current flown between V DD -V 5)
- Variable voltage range by the R2. -4V  $\sim$  -6V ( V  $_{LCD}$  =V  $_{DD}$  -V  $_{S}$   $\rightarrow$  7V  $\sim$  9V ) (Determined by the LCD electrical characteristics)
- R1, R2 and R3 are calculated by above conditions and the formula of ① to mentioned below:

R1=1.111M  $\Omega$ 

R2=0.318M Ω

R3=3.571M Ω

The voltage adjust circuits has a temperature coefficient against the  $V_{REG}$  output. If necessary, please connect the thermistor to the voltage adjust circuits serially.


To avoid the noise trouble, short wiring or sealed wiring is required for VR terminal input due to the VR terminal is high impedance.



# (c) Contrast Adjustment by using the EVR function

To use EVR function, the LCD driving voltage of V  $_{\rm S}$  which controls LCD display contrast can adjust by the instruction. The EVR function is executed to set the 8 bits data into the EVR resistor and determine the one output voltage status out of 32 prefixed voltage status as the following table .

When execute the EVR function, set the T $_1$  and T $_2$  except the "H, H" and execute the Internal Power Supply On instruction.




E	VR register	n·(V REG /164)	<b>V</b> LCD
(00) н	( 0,0,0,0,0 )	0·(V REG /164)	High
(01) н	( 0,0,0,0,1 )	1·(V REG /164)	<b>↑</b>
(02) н	( 0,0,0,1,0 )	2·(V REG /164)	
(03) н	( 0,0,0,1,1 )	3·(V REG /164)	
:		· ·	
		·	
(1Е) н	( 1,1,1,1,0 )	30·(V REG /164)	$\downarrow$
(1F) <sub>H</sub>	( 1,1,1,1,1 )	31·(V REG /164)	Low

When EVR function doesn't use, (D  $_4$  , D  $_3$  , D  $_2$  , D  $_1$  , D  $_0$  ) of EVR register set to (0, 0, 0, 0, 0) by the  $\overline{\text{RES}}$  signal or "EVR Register Set" instruction.

refer



\*)  $V_{\,BEG}$ , depends on the voltage between  $V_{\,DD}$  and  $V_{\,OUT}$ , the operating temperature. Please to the following graphs.






#### (d) LCD Driving Voltage Generation Circuits


The LCD driving bias voltage of V 1 ,V 2 ,V 3 ,V 4 are generated internally to divide the V 5 voltage by the bleeder resistance. And its supply to the LCD driving circuits after convert the impedance.

As shown in Fig. 4, Five capacitors are required for each LCD driving voltage terminal as a voltage stabilizing. And the value of capacitors C4, C5, C6, C7 and C8 determine by combine with the actual LCD panel.

Using the internal Power Supply

Using the external Power Supply





Reference set up value

 $V_{LCD} = V_{DD}-V5 = 7 \sim 9V$  Changed

Item	Value
Соит	4.7∼10µF
C1,C2,C3	4.7∼10µF
C4 to C8	0. 1~0. 47μF
R1	1.111ΜΩ
R2	0.318MΩ
R3	3.571MΩ

Fig. 4

- \*1 Short wiring or sealed wiring is required for the VR terminal due to the high impedance of VR terminal.
- \*2 Following connection of VOUT is required when external power supply using.

When 
$$V ss > V s - V out = V s$$

When Vss ≤ Vs -- Vout = Vss



#### (5) MPU Interface

#### (5-1) Interface type selection

NJU6577 can interface by using both of 8 bit bilateral data bus (D  $_{7}$  to D  $_{0}$ ) or serial interface (SI). The 8 bit parallel or serial interface is determined the P/S terminal connected to "H" or "L" level as shown in Table 5. In case of the serial interface, status and RAM data read out is impossible.

_			-
Ta	h	_	-
ıa	D		

P/S	Туре	cs	A0	RD	WR	C86	SI	SCL	D 0 ~ D 7
Н	Parallel	CS	A0	RD	WR	C86	-	-	D 0~ D 7
L	Serial	CS	A0	-	-	-	SI	SCL	-

#### (5-2) Parallel Interface

The NJU6577 can interface both of 68 or 80 type MPU directly by setting the parallel interface (P/S="H") and "H" or "L" of the C86 terminal as shown in table 6.

Table

C86	Туре	CS		RD	WR	D 0 ~ D 7	
Н	68 type MPU	CS	A0	E	R/W	D 0 ~ D 7	
L	80 type MPU	cs	A0	RD	WR	D 0 ~ D 7	

#### (5-3) Discrimination of Data Bus Signal

The NJU6577 discriminate the signal on the data bus by the combination of A0, E, R/W, and (RD,WR) signals as shown in Table 7.

Table 7


Common	68 type	68 type 80 type		Function
A0	R/W	RD	WR	
1	1	1 0 1 Read Disp	Read Display Data	
1	0	1	0	Write Display Data
0	1	0	1	Status Read
0	0	1	0	Write into the Register(Instruction)

#### (5-4) Serial Interface.(P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminals set to CS="L"and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition in no chip selection period. The data input from SI terminal is MSB first like as the order of D 7, D 6, ......D 0. and the data is entered into the shift register synchronized at the rise edge of the serial clock SCL. The data in the shift register are converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction for the serial input data is executed by the A0 input which take into the LSI at the 8th serial clock rise edge, or, A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or CS terminal becomes "H" in spite of the data less then 8 bits, NJU6577 recognizes wrong data as a instruction data. Therefore 8bits data is required for the input data. The time chart for the serial interface is shown in Fig.

5. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface .





#### (5-5) Access to the Display Data RAM and Internal Register.


The NJU6577 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU read out the data from the Display Data RAM, the data read out in the data read cycle(dummy read) is held in the bus-holder at once then read out from the bus-holder to the system bus at next data read cycle. And when write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.


Therefore high speed data transmission between MPU and NJU6577 is available because of the limitation of access time of NJU6577 locking from MPU is just determined by the cycle time only which ignored the access time of tacc and tos of Display Data RAM. If the cycle time can not be kept in the MPU operation, NOP operation cycle which equivalent to the waiting operation is useful.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 6.

#### Write Operation



#### Read Operation



#### (5-6) Chip Select

CS is Chip Select terminal. The Chip Select is executed by the setting of  $\overline{\text{CS}}$ ="L". Only the select mode, the interface with MPU is available. In the non select period, the D  $_0$  to D  $_7$  are high impedance and A0, RD, WR, SI and SCL input are put on the disable state. If the serial interface is selected in the non select period, the shift register and counter are reset. The reset input is regardless with the condition of  $\overline{\text{CS}}$ .



# ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25 °C)

		(14 20 0					
PARAMETER	SYMBOL	RATINGS	UNIT				
Supply Voltage (1)	V <sub>DD</sub>	$\begin{array}{c} -0.3 \sim +7.0 \\ -0.3 \sim +4.5 \\ \text{(used Tripler)} \\ -0.3 \sim +3.3 \\ \text{(used Quadrupler)} \end{array}$	٧				
Supply Voltage (2)	V 5	$V_{DD}$ -13.5 $\sim V_{DD}$ +0.3	V				
Supply Voltage (3)	V 1~ V 4	V 5 ~ V DD +0.3	V				
Input Voltage	Vin	- 0.3 ~ V DD +0.3	V				
Operating Temperature	Topr	- 30 ∼ + 80	°C				
Storage Temperature	Tstg	- 55 ~ + 125(Chip) - 55 ~ + 100(TCP)	°C				

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) All voltage values are specified as V ss = 0 V.
- Note 3) The relation :  $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$ ;  $V_{DD} > V_{SS} \ge V_{OUT}$  must be maintained.
- Note 4) Decoupling capacitor should be connected between V DD and V SS due to the stabilized operation for the voltage converter.

# ■ ELECTRICAL CHARACTERISTICS (1)

 $(V_{DD} = 3V \pm 10\%, V_{SS} = 0V, Ta = -20 \sim +75 ^{\circ}C)$ 

PARA	METER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNIT	Note
Operating	Recommend	VDD			2.7	3.0	3.3	V	5
Voltage(1)	Available	V bb			2.4		5.5	ľ	
	Recommend	V 5			V pp -13.5		V DD -3.5		
Operating	Available	V 5			V DD -13.5			1	Ī
Voltage(2)	Available	V 1 ,V 2	V LCD =V DD	-V 5	V DD -0.6xV	LCD	V <sub>DD</sub>	\ \ \	
	Available	V 3 ,V 4			V s	V D	D-0.4xV LCD		
Input	High Level	V inc	DO, <u>D1</u> D7, <u>AO,CS</u> , RES,		0.8xV o D		V DD		
Voltage	Low Level	V ILC	RD, WR, C86, SI,SCL,P/S Terminals	V DD =2.7V	Vss		0.2xV DD	٧	
Output	High Level	V онс	D0,D1D7,		0.8xV pp		V DD		-
Voltage	Low Level	V olc	Terminals V DD =2.7V	I O = 0.5mA	V s s		0.2xV DD	٧	
Input Leak	200	lli	All input ten	minals	-1.0		1.0		
input Leak	Current	l Lo	All I/O term.	.(D0D7)	-3.0		3.0	uA	6
Driver On-r	esistance	Ront	Ta=25 °C	V LCD =13.5V		2.0	3.0		_
		Ron2	ext. power supply	V LCD =8.0V		3.0	4.5	kΩ	7
Stand-by C	urrent	10001	during sleep	Mode		T.B.D.	T.B.D.	uA	
Clairu-by C	MIT GIIL	10001	during stand	d-by Mode		T.B.D.	T.B.D.	uA	8



### ■ ELECTRICAL CHARACTERISTICS (2)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	Note
Operating Current	I DD 1	Display	V DD =2.7V, V LCD =8V		T.B.D.	T.B.D.	uA	8
	I DD2	Accessing fcyc=200kHz	V DD =2.7V		T.B.D.	T.B.D.	uA	9
Input Terminal Capacitance	CIN	A0,CS,RES,RD SCL,P/S,T1,T2, Ta=25°C	,WR,C86,SI, D ₀ ~ D ⁊		10		pF	
Oscillation Frequency	fosc	Ta=25 °C	V <sub>DD</sub> =3.0V	T.B.D.	16	T.B.D.	kHz	

	Input	V DD 1	V DD -V ss	2.4		5.5	V	
	Voltage	V DD2	V DD -V ss, used Quadrupler	2.4		3.3	V	10
	Output Volt.	<b>V</b> out	Vss-VLCD,used Quadrupler	-9.9			٧	
	ON -Resistance	RSTEP	V DD =3V, C=4.7uF used Quadrupler		930	1200	Ω	
Voltage	Voltage Adjustment range of LCD Driving Volt  Tripler Voltage V Follower		Tripler Circuit "OFF"	V <sub>DD</sub> -13. 5		V <sub>DD</sub> -5. 0	٧	11
Tripler			Voltage Adjustment Circuit "OFF"	V <sub>DD</sub> -13. 5		V <sub>DD</sub> -5. 0	٧	71
	Operating	Louti	V <sub>DD</sub> =3. 3V, V <sub>LCD</sub> =8V	T.B.D.	T.B.D.	T.B.D.		
Op.	Current	I out 2	OUT 2 COM/SEG Term Open,		T.B.D.	T.B.D.	uA	12
	Current	Гоитз	Display check, pattern	T.B.D.	T.B.D.	T.B.D.		
	Voltage Reg.	<b>V</b> REG	V DD =3.0V, Ta=25 ℃			3.0	%	13

- Note 5) NJU6577 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.
- Note 6) Apply to the High-impedance state of D o to D 7 terminals.
- Note 7) R on is the resistance values between power supply terminals(V 1 ,V 2 ,V 3 ,V 4 ) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).
- Note 8,9,12) Apply to current after "LCD Driving Voltage Set"
- Note 8) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.
- Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as I pp 1 x.
- Note 10) Supply voltage (V DD) range for internal Voltage Tripler operation.
- Note 11) LCD driving voltage V 5 can be adjusted within the voltage follower operating range.
- Note 12) Each operating current of voltage supply circuits block is specified under below table conditions. ( V DD =3.3V; V LCD=8V; COM/SEG Terminals Open; No Access; display checkered pattern)


	Sta	tus		Operating	External	]		
SYMBOL	_	т	Internal	Voltage	Voltage	Voltage	Voltage Supply	
	l I	12	Oscillator	Tripler	Adjustment	Follower	(Input Terminal)	
Louts	L	*	Validity	Validity	Validity	Validity	Unuse	1
l out 2	Η	L	Validity	Invalidity	Validity	Validity	Use(V out )	*
Гоитз	Н	Н	Validity	Invalidity	Invalidity	Validity	Use(Vour, Vs)	

' = Don't Care

Note 13) Apply to the precision of the voltage between V DD and V 5 with EVR function.



# ■ MEASUREMENT BLOCK DIAGRAM



# ■ ELECTRICAL CHARACTERISTICS (3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	t <sub>R</sub>	RES Terminal	1.0			us	14
Reset "L" Level Pulse Width	t <sub>RW</sub>	RES Terminal	10			us	15


Note 14) Specified from the rising edge of RES to finish the internal circuit reset.

Note 15) Specified minimum pulse width of RES signal. Over than t RW "L" input should be required for correct reset operation.



#### **BUS TIMING CHARACTERISTICS**

· Read/Write operation sequence (80 Type MPU)



 $(V_{DD}=3.0V\pm10\%, Ta=-20\sim75^{\circ}C)$ 


PAF	RAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold Time		AO, CS	tahs	25			
Address Set Up Time		Terminals	tawa	25		1	
System Cycle Time		WR, RD	tovos	450			
Combined	WR, "L"	Terminals	tccl(W)	50			
Control Pulse Width	RO, "L"		tccl (R)	200			
	"H"		tссн	220			ns
Data Set Up T	ime		tose	120			
Data Hold Time		Do~D7	tons	35			
RD Access Time		Terminals	tacce		140	CL=100pF	
Output Disable Time			tснв	0	35	OL-100pr	
Rise Time, Fall Time		CS, WR, RD, AO, D₀∼D₁ Terminals	tr, tr		15		

Note 16) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 17) Each timing is specified based on  $0.2xV_{\,DD}$  and  $0.8xV_{\,DD}$ .



# · Read/Write operation sequence (68 Type MPU)



 $(V_{po}=3.0V\pm10\%. Ta=-20\sim75^{\circ}C)$ 

PAR	RAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold Time		AO, CS, R/W	t <sub>ah</sub> 6	25			
Address Set Up Time		Terminals	tawe	25			
System Cycle Time			tores	450		_	i
Enable	Read	C 7		200			
Pulse Width	Write	E Terminal	tew	50			ns
Data Set Up I	ime		tose	120		-	
Data Hold Tim	ne	D₀~D₁	toне	40		-	
Access Time		Terminals	taccs		140		
Output Disable Time			tснв	0	45	- CL=100pF	
Rise Time, Fall Time A0, CS, R/W, E, Do~D7, Terminals		tr, tr		15			


Note 18) t cycle indicates the E signal cycle during the CS activation period. The System Cycle Time must be required after CS becomes active.

Note 19) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 20) Each timing is specified based on  $0.2xV_{DD}$  and  $0.8xV_{DD}$ .



· Write operation sequence (Serial Interface)




 $(V_{DO}=3.0V\pm10\%, Ta=-20\sim75^{\circ}C)$ 

				100 0.01	± 10/6, 14- 20	70 0,
PARAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock cycle		tscyc	1000			
SCL "H" pulse width	SCL Terminal	tsnw	300		1	
SQL "L" pulse width		tsLw	300		1	
Address Set Up Time	40 T : 1	tsas	250			
Address Hold Time	AO Terminal	tsah	400			ns
Data Set Up Time	O. T	tsos	250			
Data hold Time	SI Terminal	tspн	100			
		tcss 60	60			1
CS-SCL Time	CS Terminal	tсsн	800			
Rise Time, Fall Time	SCL, AO, CS SI, Terminals	tr, tr		15		

- Note 21) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.
- Note 22) Each timing is specified based on  $0.2xV_{DD}$  and  $0.8xV_{DD}$ .



# ■ LCD DRIVING WAVEFORM



# **APPLICATION CIRCUIT**

#### ·Microprocessor Interface Example

The NJU6577 can interface with both of 80 type and 68 type MPU by the serial format directly. Therefore minimum wiring for the MPU interface is available.

