

PRELIMINARY

BIT MAP LCD DRIVER

■ GENERAL DESCRIPTION

The NJU6575A is a bit map LCD driver to display graphics or characters.

It contains 4,422 bits display data RAM, microprocessor interface circuits, instruction decoder, 134-segment and 33-common (1 out of 33-driver is prepared for icon display) drivers.

The bit image display data is transferre d to the display data RAM by serial or 8-bit parallel mode.

33 \times 134 dots graphics or 8-character 2-line by 16 \times 16 dot character with icon are displayed by NJU6575A itself.

The wide operating voltage like as 2.4V to 5.5V and low operating current are useful to apply small sized battery operated items.

The build-in Electrical Variable Resistance is very precision, furthermore the rectangle outlook is very applicable to COG or Slim TCP.

■ PACKAGE OUTLINE



NJU6575AC

5

■ FEATURES


- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 4,422 bits
- 167 LCD Drivers 33- common and 134-segment
- Direct Interface with both of 68 and 80 type MPU
- Serial Interface
- Programmable Duty Ratio ; 1/32 or 1/33 Duty
- Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Column Address Set, Status Read, All On/Off, Icon Display, Read Modify Write, Common Driver order Assignment and Power Saving.

- Power Supply Circuits for LCD Incorporated Step up Circuits, Regulator, Voltage Follower x 4
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.4V ~ 5.5V
- LCD Driving Voltage --- 6.0V ~ 13.5V
- Package Outline --- Chip / Bumped Chip / TCP
- C-MOS Technology



■ PAD LOCATION



Chip Center

X=0um, Y=0um

Chip Size

X=11.49mm, Y=2.44mm

Chip Thickness 400um ± 30um

Bump Size

Bump Height

50um x 110um 25um TYP.

Bump Material

Au

-5-1041

■ : Four PADs illustrated with this mark

are the alignment marks for COG.



■ PAD COORDINATES

Chip Size 11.49mm x 2.44mm(Chip Center X=0um,Y=0um)


_ '	10 0001	VUINATES			,		1.43IMII X 2.		,		
N 0.	Termi.	X= μ m	Y= μ m	<u>No.</u>	Termi.	X= μ m	Y= μm	No.	Termi.	X= μm	Y= μ m
1	V DD	5472	1054	51	V ₅	-4208	1054	101	SEG ₁₇	-3946	-1055
2	V DD	5392	1054	52	Vб	-4288	1054	102	SEG _{1B}	-3866	-1055
3	V DD	5312	1054	53	V ₄	-4528	1054	103	SEG ₁₉	-3786	-1055
4	P/S	5232	1054	54	V ₄	-4608	1054	104	SEG ₂₀	-3706	-1055
5	C86	5152	1054	55	V ₄	-4688	1054	105	SEG ₂₁	-3626	-1055
6	Vss	5072	1054	56	Vз	-4928	1054	106	SEG ₂₂	-3546	-1055
7	Vss	4992	1054	57	V ₃	-5008	1054	107	SEG ₂₃	-3466	-1055
8	Vss	4912	1054	58	V ₃	-5088	1054	108	SEG ₂₄	-3386	-1055
9	T2	4832	1054	59	V ₂	-5328	1054	109	SEG ₂₅	-3306	-1055
10	T ₁	4752	1054	60	V ₂	-5408	1054	110	SEG ₂₆	-3226	-1055
11	OSC ₁	4672	1054	61	V ₂	-5488	1054	111	SEG ₂₇	-3146	-1055
12	SCL	4592	1054	62	V۱	-5584	862	112	SEG ₂₈	-3066	-1055
13	SI	4192	1054	63	V ₁	-5584	782	113	SEG ₂₉	-2986	-1055
14	cs	3792	1054	64	Co	-5584	702	114	SEG ₃₀	-2906	-1055
15	AO	3392	1054	65	C ₁	-5584	622	115	SEG ₃₁	-2826	-1055
16	WR	2992	1054	66	C2	-5584	542	116	SEG ₃₂	-2746	-1055
17	RD	2592	1054	67	Сз	-5584	462	117	SEG ₃₃	-2666	-1055
18	Do	2192	1054	68	C ₄	-5584	382	118	SEG34	-2586	-1055
19	D ₁	1792	1054	69	C ₅	-5584	302	119	SEG ₃₅	-2506	-1055
20	D ₂	1392	1054	70	C ₆	-5584	222	120	SEG36	-2426	-1055
21	Dз	992	1054	71	C7	-5584	142	121	SEG ₃₇	-2346	-1055
22	D ₄	592	1054	72	C ₈	-5584	62	122	SEG _{3B}	-2266	-1055
23	D ₅	192	1054	73	C ₉	-5584	-18	123	SEG ₃₉	-2186	-1055
24	D ₆	-208	1054	74	C ₁₀	-5584	-98	124	SEG ₄₀	-2106	-1055
25	D ₇	-608	1054	75	C11	-5584	-178	125	SEG ₄₁	-2026	-1055
26	Vss	-928	1054	76	C ₁₂	-5584	-258	126	SEG ₄₂	-1946	-1055
27	Vss	-1008	1054	77	C ₁₃	-5584	-338	127	SEG ₄₃	-1866	-1055
28	Vss	-1088	1054	78	C14	-5584	-418	128	SEG44	-1786	-1055
29	C1 ⁺	-1328	1054	79	C ₁₅	-5584	-498	129	SEG ₄₆	-1706	-1055
30	C1 ⁺	-1408	1054	80	NC	-5584	-634	130	SEG ₄₆	-1626	-1055
31	C1 ⁺	-1488	1054	81	NC	-5584	-770	131	SEG ₄₇	-1546	-1055
32	C1 -	-1728	1054	82	NC	-5584	-906	132	SEG ₄₈	-1466	-1055
33	C1 -	-1808	1054	83	NC	-5434	-1055	133	SEG ₄₉	-1386	-1055
34	C1 -	-1888	1054	84	SEGo	-5306	-1055	134	SEG ₅ o	-1306	-1055
35	C2 ⁺	-2128	1054	85	SEG ₁	-5226	-1055	135	SEG ₆ 1	-1226	-1055
36	C2 ⁺	-2208	1054	86	SEG ₂	-5146	-1055	136	SEG ₅₂	-1146	-1055
37	C2 ⁺	-2288	1054	87	SEG₃	-5066	-1055	137	SEG ₅₃	-1066	-1055
38	C2	-2528	1054	88	SEG₄	-4986	-1055	138	SEG ₅ 4	-986	-1055
39	C2 -	-2608	1054	89	SEG ₆	-4906	-1055	139	SEG _{6 6}	-906	-1055
40	C2	-2688	1054	90	SEG ₆	-4826	-1055	140	SEG 5 6	-826	-1055
41	Vout	-2928	1054	91	SEG 7	-4746	-1055	141	SEG ₅₇	-746	-1055
42	Vout	-3008	1054	92	SEG _B	-4666	-1055	142	SEG ₅₈	-666	-1055
43	Vout	-3088	1054	93	SEG ₉	-4586	-1055	143	SEG ₅₉	-586	-1055
44	V _{DD}	-3328	1054	94	SEG ₁₀	-4506	-1055	144	SEG ₆₀	-506	-1055
45	V _D D	-3408	1054	95	SEG ₁₁	-4426	-1055	145	SEG ₆₁	-426	-1055
46	V _{DD}	-3488	1054	96	SEG ₁₂	-4346	-1055	146	SEG ₆₂	-346	-1055
47	VR	-3728	1054	97	SEG ₁₃	-4266	-1055	147	SEG ₆₃	-266	-1055
48	VR	-3808	1054	98	SEG 1 4	-4186	-1055	148	SEG ₆₄	-186	-1055
49	VR	-3888	1054	99	SEG ₁₆	-4106	-1055	149	SEG 6 5	-106	-1055
50	Vs	-4128	1054	100	SEG ₁₆	-4026	-1055	150	SEG 6 6	-26	-1055
									_		



Nο.	Terminal	X= μm	Y= μm
151	SEG ₆₇	54	-1055
152	SEG ₆₈	134	-1055
153	SEG ₆₉	214	-1055
154	SEG ₇₀	294	-1055
155	SEG _{7 1}	374	-1055
156	SEG72	454	-1055
157	SEG ₇₃	534	-1055
158	SEG74	614	-1055
159	SEG ₇₅	694	-1055
160	SEG76	774	-1055
161	SEG 7 7	854	-1055
162	SEG78	934	-1055
163	SEG ₇₉	1014	-1055
164	SEGso	1094	-1055
165	SEG _{8 1}	1174	-1055
166	SEG _{B2}	1254	-1055
167	SEG ₈₃	1334	-1055
168	SEG _{8.4}	1414	-1055
169	SEG _{8 5}	1494	-1055
170	SEG ₈₆	1574	-1055
171	SEG _{8 7}	1654	-1055
172	SEGas	1734	-1055
173	SEG ₈₉	1814	-1055
174	SEGgo	1894	-1055
175	SEG _{9 1}	1974	-1055
176	SEG ₉₂	2054	-1055
177	SEG ₉₃	2134	-1055
178	SEG _{9.4}	2214	-1055
179	SEG ₉₅	2294	-1055
180	SEG ₉₆	2374	-1055
181	SEG ₉₇	2454	-1055
182	SEG ₉₈	2534	-1055
183	SEG ₉₉	2614	-1055
184	SEG100	2694	-1055
185	SEG101	2774	-1055
186	SEG ₁₀₂	2854	-1055
187	SEG ₁₀₃	2934	-1055
188	SEG ₁₀₄	3014	-1055
189	SEG ₁₀₅	3094	-1055
190	SEG ₁₀₆	3174	-1055
191	SEG ₁₀₇	3254	-1055
192	SEG ₁₀₈	3334	-1055
193	SEG ₁₀₉	3414	-1055
194	SEG: 10	3494	-1055
195	SEG ₁₁₁	3574	-1055
196	SEG ₁₁₂	3654	-1055
197	SEG113	3734	-1055
198	SEG ₁₁₄	3814	-1055
199	SEG: 15	3894	-1055
•			

N o .	Terminal	X= μ m	Y= μm
200	SEG ₁₁₆	3974	-1055
201	SEG 1 1 7	4054	-1055
202	SEG 1 1 8	4134	-1055
203	SEG ₁₁₉	4214	-1055
204	SEG ₁₂₀	4294	-1055
205	SEG ₁₂₁	4374	-1055
206	SEG ₁₂₂	4454	-1055
207	SEG 1 2 3	4534	-1055
208	SEG124	4614	-1055
209	SEG ₁₂₅	4694	-1055
210	SEG ₁₂₆	4774	-1055
211	SEG ₁₂₇	4854	-1055
212	SEG ₁₂₈	4934	-1055
213	SEG ₁₂₉	5014	-1055
214	SEG ₁₃₀	5094	-1055
215	SEG ₁₃₁	5174	-1055
216	SEG ₁₃₂	5254	-1055
217	SEG ₁₃₃	5334	-1055
218	NC	5462	-1055
219	NC	5583	-913
220	NC	5583	-777
221	NC	5583	-641
222	C _{3 1}	5583	-505
223	C30	5583	-425
224	C ₂₉	5583	-345
225	C ₂₈	5583	-265
226	C _{2 7}	5583	-185
227	C _{2 6}	5583	-105
228	C _{2 5}	5583	-25
229	G _{2 4}	5583	56
230	C _{2 3}	5583	136
231	C _{2 2}	5583	216
232	C _{2 1}	5583	296
233	C ₂₀	5583	376
234	C ₁₉	5583	456
235	C ₁₈	5583	536
236	C ₁₇	5583	616
237	C ₁₆	5583	696
238	COMI	5583	776
239	RES	5583	856
ALIGNMENT	A1	5592	1080
ALI GNMENT	A2	-5593	1080
ALIGNMENT	B1	-5593	-1061
AL I GNMENT	B2	5592	-1061

■ BLOCK DIAGRAM



5



■ TERMINAL DESCRIPTION

No.	Symbol	1/0	Function								
1,2,3, 44,45,46	V DD	Power	V DD =+5V. (Less than 4.5V should apply when voltage tripler using.)								
6,7,8 26,27,28	V ss	GND	V ss =0V								
62,63 59,60,61 56,57,58 53,54,55 50,51,52	V ₁ V ₂ V ₃ V ₄ V ₅	Power	LCD Driving Voltage Supplying Terminal. If internal voltage tripler does not use, supply each level from outside maintained following relation. VDD ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ V5 When internal power supply is on, internal circuits generated and supply following LCD bias voltage to V1 ~ V4 terminals. Term. V1 V2 V3 V4 Volt. V5+6/7VLCD V5+5/7VLCD V5+2/7VLCD V5+1/7VLCD								
			(V _{L CD} =V _{DD} -V ₅)								
29,30,31 32,33,34 35,36,37 38,39,40	C1 ⁺ C1 ⁻ C2 ⁺ C2 ⁻	0	Step up capacitor connecting terminals. In case of tripler operation, connect the capacitor between C1 $^+$ and C1 $^-$, C2 $^+$ and C2 $^-$. In case of doubler operation, connect the capacitor between C2 $^+$ and C2 $^-$, connect C2 $^+$ to C1 $^+$, and C1 $^-$ should be open.								
41,42,43	Vout	0	Step up voltage output terminal. Connect the set up capacitor between this terminal and Vss.								
47,48,49	VR	_	Voltage adjust terminal. V $_{5}$ level is adjusted by external bleeder resistance connect between V $_{DD}$ and V5 terminal.								
10 9	T 1 T 2		LCD bias voltage control terminals. T_1 T_2 Step up cir. Voltage Adj. V/F Cir.								
18 ~ 25	Do~D7	1/0	Tri-state bilateral Data I/O terminal when 8-bit parallel operation.								
15	A0	į	Connect to the Address bus of MPU. The data on the Do to Dr is distinguished Display data or Instruction by this signal. A0 H L Dist. Display Data Instruction								
239	RES	_	Reset terminal. When the RES terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of RES.								
14	cs	ı	Chip select terminal. Data Input/Output are available during CS ="L".								
17	RD (E)	1	<when 80="" interface="" mpu="" type="" with=""> RD signal of 80 type MPU input terminal. Active"L". During this signal "L", the data bus becomes as output terminal. <when 68="" interface="" mpu="" type="" with=""> Enable clock of 68 type MPU input terminal. Active "H".</when></when>								



No.	Symbol	1/0	Function									
16	WR (R/W)	1	<when 80="" interface="" mpu="" type="" with=""> Connect the 80 type MPU WR signal. Active "L". The data on the data bus input synchronizing the rise edge of this signal. <when 68="" interface="" mpu="" type="" with=""> Read/write control signal of 68 type MPU input terminal. RAW H L State Read Write</when></when>									
5	C86	ı	Select the MPU interface type. C86 H L Status 68 Type 80 Type									
13	SI	ı	Serial data input terminal .									
12	SCL	I	Serial data clock signal input terminal. SI data input at the rise edge of SCL in successively. It convert to the parallel data at the 8th SCL clock rise edge.									
4	P/S	ı	Serial or parallel interface select terminal.									
			P/S Chip Select Data/Command Data Read/Write Serial CLK "H" CS A0 D o ~ D 7 RD WR —									
			"L" CS A0 SI Write only SCL *RAM data and status read operation is impossible when select the serial interface. • When select the parallel interface (P/S="H"), SI and SCL must be fixed "H" or "L". • When select the serial interface (P/S="L"), RD and WR must be fix "H" or "L", and D ∘ ~ D → becomes to the high impedance state.									
11	OSC 1	ı	System clock input terminal for Maker testing. This terminal should be open.									



No.	Symbol	I/O	Function											
64 ~ 79	C o	0	Segment Common	LCD drive output terminals. Segment output terminals: SEG o to SEG 133 Common output terminals: C o to C 31 Segment output terminal										
84	SEG。		_	Segment driving output terminals. The following output voltage is selected by combination of FR and data in the RAM.										
217	SEG 133			RAM			Output Vo	oltage						
	000 133			Data FR Normal Reverse										
222	C 31			н	H	+	V DD	V 2						
~	~				H		V 6	V 3						
237	C 16			L H V 2 V DD L V 3 V 5										
				driving o	output	termi		e following out	tput voltage is ing data.					
				Scan da	ata	FR	Output	Voltage						
				н		Н		V 5						
						L		V DD						
				L H V V										
238	сомі	0		lcon common output terminal. lcon common output when Icon Display instruction execution.										
	;		Icor	n Display COM ₃		Ico	n Display V ₁ or							

(Terminals 80,81,82,83,218,219,220,221 are NC)



Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag output from D 7 terminal when status read instruction is executed.

If enough cycle time over then $t_{\, {
m CYC}}$ indicated in the bus timing characteristics is kept,no need to check the busy flag and it realized high performance for the MPU.

(1-2) Line Counter

The Line Counter is reset at the FR signal changing and counts up by synchronizing common signal cycle and generate the line address which addressing the read out line of Display Data RAM.

(1-3) Column Address Counter

The column address counter is 8-bit presentable counter which addressing the column address as shown in Fig. 1. This counter increments (+1) up to (A0) $_{\rm H}$ when the Display Data Read/Write instruction is executed. The count up is stop at (A0) $_{\rm H}$, do not count up non existing address of over than (A0) $_{\rm H}$ by the count lock function. This count lock is released by new column address set. Furthermore, this counter is independent with the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM correspondence to the Segment Driver.

(1-4) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the data by changing the page, the page address set instruction is required. Page address "4"(D $_2$ ="H" and D $_1$ =D $_0$ ="L") is Icon RAM area, the data only for the D $_0$ is valid.

(1-5) Display Data RAM

Display Data RAM consists of 4,422 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). The each bit in the Display Data RAM correspond to the each dot of the LCD panel and control the display by following bit data.

When Normal Display : On="1" , Off="0" When Inverse Display : On="0" , Off="1"

The Display Data RAM output 134 bit parallel data addressed by the line counter, and these data are set into the Display Data Latch.

This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rewriting.

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig. 1.






Fig.1 Correspondence with Display Data RAM and Address (COMI can be used in case of 1/33 duty set.)

^{*} When readout the Display Data RAM address 86H to 9FH in normal ADC or 00H to 19H in inverse ADC the data FFH is output as those address data.



(1-6) Common and Segment Driver Assignment

The scanning order can be assigned by setting A 3 of the Output Assignment Register as shown Table 1.

The location of Segment Drivers are fixed at any time.

Table 1

Register			СОМ	Output To	ermina ls	
A3	PAD No.	64	79		222	237
AS	Pin name	C o	C 15		C 3 1	C 16
0		COM 15 <	COM o		COM 16	COM 3 1
1	 →	COM 16 ·····	COM 3 1		COM 15 <	сом 。

The Icon display is regardless with this function, therefore the Icon Display instruction must be executed when the Icon display is needed. In this time, the Icon display driver COMI is fixed to COM 32 timing regardless the other Common Driver assignment.

(1-7) Reset Circuits

The NJU6575A performs following initialization when the RES input is put on the "L" level.

Initialization

- ① Display Off
- ② Normal Display(Non-inverse display)
- ③ Icon Display Reset
- ④ ADC Select : Normal (ADC Instruction D ₀ ="0")
- ⑤ Read Modify Write Mode Off
- ⑥ Internal Power supply(Step up) circuits Off
- Clear the serial interface register
- 8 Set the address (00) H to the Column Address Counter
- Set the page "0" to the Page Address Register
- Select the D 3 of the Output Assignment Register to "0"
- Set the EVR register to (00) B

The RES terminal connect to the Reset terminal of MPU to reset at same time as shown in "MPU Interface Example". The reset signal require over than 10us RES="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of RES signal, the normal operation is starting.

In case of the internal power supply(Step up) circuits do not use, the RES terminal must be "L" when external power supply turn on. RES="L" input reset internal register and set above default, but oscillation circuits and output terminals like as D $_0$ through D $_7$ are no influence.

No initialization by RES when power turns on, will make Hung up condition, therefore please initialize by the RES when power turns on. By the reset Instruction performs only ® through ① mentioned in above.

The noise into the RES terminal should be cared when of the application design to avoid the error function.



(1-8) LCD Driving

(a) LCD Driving Circuits

NJU6575A incorporates 167 LCD Drivers like as 134 Segment drivers, 32 Common drivers and 1 Icon common driver. 32 Common drivers incorporate the shift register which scanning the common display signal. The combination among the Display data, COM scan signal and FR signal define the LCD driving output voltage. The output wave form is mentioned in the Fig. 7.

(b) Display Data Latch Circuits

Display Data Latch stores 134-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver. The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

(c) Line Counter and Latch signal of Latch Circuits

The clock for Line Counter and latch signal for the Latch Circuits are generated from display clock(CL). The line address is renewed by synchronizing with display clock and 134 bits display data are latched into display latch circuits synchronizing with display clock then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

(d) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR (refer to Fig.2). The Frame Signal FR has a function to generate the two frame alternative driving method waveform for the LCD panel.

(e) Common Timing Generation

The common timing is generated by display clock CL (refer to Fig.2).




Fig. 2 Waveform of Display Timing



(f) Oscillation Circuits

The Oscillation Circuits which incorporates the oscillating resistance R and capacitor C, is a low power CR oscillator and it is used as display timing signal source and the clock for step up circuits for LCD driving. The oscillation circuits output frequency is divided by 4 which is used as display clock CL.

(a) Power Supply Circuits

Internal Power Supply Circuits generate the High voltage and Bias voltage which required by the LCD. The power Supply Circuits consist of Step up(Tripler or Doubler) Circuits, Regulation Circuits, and Voltage Follower. Though the internal Power Supply designed for small size LCD panel, therefore it will not use for the large size LCD panel application. If the contrast is no good in those application, please use external power supply supplied more high current.

The suitable values of the capacitors connecting to the V1 to V5 terminals, the step up circuit and the feedback resistors for V5 operational amplifier depend on the LCD panel. And the power consumption in the LCD panel is changeable with the display patarn. Therefore a trial with actual module should be practiced.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the step up circuits, regulation circuits, voltage follower circuits are off. In this time, the bias voltage of V $_1$, V $_2$, V $_3$, V $_4$, and V $_5$ for the LCD supply from outside, terminals C1 $^+$, C1 $^-$, C2 $^+$, C2 $^-$, and VR are open. The status of internal power supply can select by T $_1$ and T $_2$ terminal. The external power supply can be used together with some of internal power supply function.


Table 3. (*:Don't Care)

T 1	T 2	Step up	Voltage Adj.	Buffer (V/F)	Ext. Pow Supply	C1+,C1-,C2+,C2-	VR Term.
L	*	0	0	0	-		
Н	L	×	0	0	Vout	OPEN	
Н	I	×	×	0	Vs, Vour	OPEN	OPEN


When $(T_1, T_2)=(H, L)$, the terminal for step up circuits of C1⁺,C1⁻C2⁺,C2⁻ are open due to the step up circuits doesn't work and supply the LCD driving voltage to the V_{0UT} terminal from outside. And in case of $(T_1, T_2)=(H, H)$, terminals for step up circuits and VR are open, and supply the LCD driving voltage from outside due to the Step up circuits and Voltage adjust circuits are stop its operation.




- O Examples for application circuits of the internal Power Supply
- (1)None of the internal power supply functions.




(2) All of the internal power supply functions. (Step up, Voltage Adj., Buffer(V/F))



(3)Some of the internal power supply functions. (Voltage Adjust., Buffer(V/F))



(4)Some of the internal power supply functions. (Buffer(V/F))



* \otimes : These switches should be open during the power save mode.



. . .

(2) Instruction

The NJU6575A distinguish the signal on the data bus by combination of A0,RD and WR. Normally, the busy check is not required as the NJU6575A is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock. In case of serial interface, the data input as MSB first serially.

The Table. 4 shows the instruction codes of the NJU6575A.

Table 4. Instruction Code

	Code												
		_	<u> </u>			T	T	Г	· · · · ·	Ι .		Г	
	Instruction		RD		D 7	Dε	D 5				D 1		
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD Display ON/OFF
					 				<u> </u>			1	0:OFF 1:ON
(2)	Page Address Set	0	1	0	1	0	1	1	*		ge		Set the page of DD RAM
		_	ļ.,,	<u> </u>	.	ļ					dres	_	to the Page Add. Register
(3)	Column Address Set	0	1	0	0	0	0	1	ı `	,	rder		Set the Higher order 4 bits
	High Order 4bit	_				_	_	_			n Ad		Column Address to the Reg.
(4)	Column Address Set	0	1	0	0	0	0	0			orde		Set the Lower order 4 bits
L	Lower Order 4bit					<u> </u>			_		n Ad	_	Column Address to the Reg.
(5)	Status Read	0	0	1		Statu	IS		0	0	0	0	Read out the internal
										L		L_	Status
(6)	Write Display Data	1	1	0			Wi	ite [Data				Write the data into the
		<u> </u>											Display Data RAM
(7)	Read Display Data	1	0	1			Re	ad [Data				Read the Data from the
										····			Display Data RAM
(8)	ADC Select	0	1	0	1	0	1	0	0	0	0	0	Set the DD RAM vs Segment
			L	ļ								1	0:Normal 1:Inverse
(9)	Normal or Inverse	0	1	0	1	0	1	0	0	1	1	0	Inverse the On and Off Display
	of On/Off Set	<u> </u>	<u> </u>				<u> </u>				ļ	1	0:Normal 1:Inverse
(10)	Whole Display On	0	1	0	1	0	1	0	0	1	0	0	Whole Display Turns On
	/Normal Display							<u> </u>			<u> </u>	1	0:Normal 1:Whole Disp. On
(11)	Icon Display	0	1	0	1	0	1	0	1	0	1	0	Set the Duty Ratio
			<u> </u>								L	1	0:No Icon 1:With Icon
(12)	Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the Column Add.
												1	Register when writing but
			<u> </u>		<u> </u>			L	<u></u>	<u></u>			no-change when reading
(13)	End	0	1	0	1	1	1	0	1	1	1	0	Release from the Read
													Modify Write Mode
(14)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
		L_	<u> </u>									L	
(15)	Output Assignment	0	1	0	1	1	0	0	Аз	*	•	*	Set the scanning order of
	Register Set												common drivers to the Register
(16)	Internal Power	0	1	0	0	0	1	0	0	1	0	0	0:Int. Power Supply Off
	Supply On/Off										L	1	1:Int. Power Supply On
(17)	LCD Driving Voltage	0	1	0	1	1	1	0	1	1 1 0 1		1	Set LCD Driving Voltage
	Set												after the internal(external) power supply is turned on
(10)		0	1	0	1	0	0	0	8.	ttin-	Dot.		Set the V ₅ output level to
(18)	EVR Register Set	lٽ	'	١	∥'	١	١	ا ا	Setting Data			a	the EVR register
(19)	Power Save	0	1	0	1	0	1	0	1	1 1 1 0			Set the Power save Mode
('')	(Dual Command)	0	<u>'</u>	0	<u> </u>	0		0	ľ	<u>'</u>	6	1	Det the Fuwer save would
	(Dual Collinatio)	10		ت ـ	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u>''</u>	10		L

(*:Don't Care)



(3) Explanation of Instruction Code

(a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

		R/W								
A0	RD	WR	D 7							- D.
0	1	0	1	0	1	0	1	1	1	D
	D C	: Displa	y Off				•	•	•	
		: Displa								

(b) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected. The access in the Display Data RAM is available by setting the page and column address(Refer the Fig. 1.). The display is no influence by changing the page addressed. Page 4 is a lcon display data area which available only for the D $_{0}$.

		R/W									
_A0	RD	WR	D 7							Do	
0	1	0	1	0	1	1	*	A 2	Aı	Αο	(*:Don't Care)

A ,2	A 1	Αο	Page
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
_ 1	0	0	4



NJU6575A

(c) Column Address

When MPU access the Display Data RAM, page address set(refer(b) in front page) and column address set are required before the data writing. The column address set performs twice address setting of higher order 4 bits and lower order 4 bits. When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting.

After writing 1page data ,page address setting is required due to page address doesn't increase automatically.

The increment of the column address is stopped by the address of (A0) H automatically, or the page address is no change even if the column address increase to (A0) H and stop. In this time the page address is no change.

Higher Order Lower Order

A0	RD	WR	D 7							D٥
0	1	0	0	0	0	1	A7	A6	A5	A4
0	1	0	0	0	0	0	А3	A2	A1	A0

			•					
A 7	A 6	A 5	Α₄	Аз	A 2	A 1	Αο	Column Address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
								•
1	0	1	0	0	0	0	0	A0

(d) Status Read

This instruction read out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

		R/W									
A0	RD	WR	Dτ							- D o	
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0	

R/W

: BUSY=1 indicate the operating or the Reset cycle.

The instruction can be input after the BUSY status change to "0".

ADC

: Indicate the output correspondence of column(segment) address and segment driver.

0 :Counterclockwise Output(Inverse) Column Address 133-n ←→ Segment Driver n

1 :Clockwise Output

(Normal) Column Address n ←→ Segment Driver n

(Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF: Indicate the whole display On/Off status.

0: Whole Display "On"

1: Whole Display "Off"

(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET: Indicate the initialization period by RES signal or reset instruction.

ο.

1: Initialization Period



(e) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM. The column address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without any address setting after the start address setting.

		R/W	
A0	RD	WR	D 7
1	1	0	WRITE DATA

(f) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. The column address increase "1" automatically when reading, therefore, the MPU can read the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read is required after column address set as explain in "(5-5) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data can not be readout.

		R/W	
A0	RD	WR	D 7 D 0
1	0	1	READ DATA

(g) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

		R/W								
A0	RD	WR	Dτ						-	- D o
0	1	0	1	0	1	0	0	0	0	D

D 0: Clockwise Output (Normal)

1: Counterclockwise Output (Inverse)

(h) Normal or Inverse On/Off Set

This instruction set the normal or inverse turn on and turn off for whole display. The contents of Display Data RAM is no changed by this instruction execution.

			<u>R/W</u>								
ΑC)	RD	WR	D 7							- D º
0		1	0	1	0	1	0	- 0	1	1	D
	D	0:	Normal	RAM	data "1	" corre	espond	to "On	*		
		1:	Inverse	RAM	data "C	" corre	espond	to "On'	•		

(i) Whole Display On

This instruction executes the all pixel terms on regardless the contents of the Display Data RAM. In this time, the contents of Display Data RAM is no change and is kept. This instruction takes over precedence over the "Normal or Inverse On/Off Set Instruction".

		R/W					i				
A0	RD	WR	D 7							. D º	
0	1	0	1	0	1	0	0	1	0	D	

D 0: Normal Display

1: Whole Display turns on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits put on the power save mode(refer to the (s) Power Save) .



(i) Icon Display

This instruction set the 1/33 duty for the Icon Display. The COMI terminal operate as COM 32 and output the icon display data stored in D o of Display Data RAM page 4 (refer to the Fig. 1).

Α0	RD	R/W WR	Dτ							- D o
0	1	0	1	0	1	0	1	0	1	D
D	0: 1/	32 Duty								
	1: 1/	33 Duty	1							


(k) Read Modify Write

This instruction set the Read Modify Write Mode which performs the column address increment. During the Read Modify Mode, the column address increase "1" automatically when the Display Data Write Instruction is executed, but the address is no change when the Display Data Read Instruction is executed. This status is continued during End instruction execution. When the End instruction is entered the column address back to the address where the Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.

		R/W								
A0	RD	WR	D 7							D ₀
0	1	0	1	1	1	0	0	0	0	0

Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.

(I) Sequence of inverse display




Return

End



(m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.



(n) Reset

Address

This instruction executes the following initialization.

Initialization

- ① Set the Address (00) H to the Column Address Counter.
- Set the page "0" to the Page Address Register.

Read Modify Set

- Select the D3 of the Output Assignment Register to "0".
- 4 Set 0 to the EVR Register to (00) H.

In this time, there are no influence to the Display Data RAM.

		R/W								
A0	RD	WR	D 7							· D 。
0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the RES terminal must be required for the initialization when the power terns on. Substitution of Reset Instruction for the reset signal input to the RES terminal is not allowed.

(o) Output Assignment Register

This instruction sets the common driver scanning order.

DAM

_	A0	RD	WR	D 7							- D .	
	0	_1	0	1	1	0	0	A3	*	*	*	(*:Don't Care)

A3: Set the scanning order (Refer to 1-6)

(p) Internal Power Supply

This instruction set the internal Power Supply On/Off. Step up circuits, Voltage Regulator and Voltage Follower are activated when set the On. To operate the step up circuits, the operation of oscillation circuits is required.

A0	RD	WR	D 7							D.	
0	1	0	0	0	1	0	0	1	0	D	Ì

D 0: Internal Power Supply Off

1: Internal Power Supply On

The internal Power Supply must be Off when external power supply using.



(g)LCD Driving Voltage Set

This instruction sets LCD driving voltage V1 to V4 and output LCD driving waveform through the COM/SEG terminals.


		R/W									
A0	RD	WR	Dτ							- D o	
0	1	0	1	1	1	0	1	1	0	1	1

NJU6575A contains operational amplifiers for LCD bias voltage V1 to V4. These amplifiers current are reduced in order to realize low power consumption. Because of this reduction, LCD driving voltage V1 to V4 might be unstable just after the internal power supply is turned on. LCD Driving Voltage Set instruction is prepared for this unstableness.

● LCD driving power supply ON/OFF sequences


The following sequences are required when the power supply is tuned on/of.

When the power supply is tuned on again after the turn off (by the power save instruction), the power save release sequence mentioned in (s) is required.



- *1 This instruction is required in both cases of the internal and external power supply.

 Until "LCD driving voltage Set" execution, NJU6575A operating current is higher than usual state and all COM/ SEG terminals output V DD level continuously except LCD driving waveform.
- *2 The wait time depends on the C 3 to C 7, C out capasitors((4) (d)Fig.4), V DD and V LCD voltage. Therefore a test on actual module should be practiced. Refer to the following graph.





(r) EVR Register Set

This instruction set the LCD Display contrast which is controlled by the voltage adjust circuits. When this instruction execute, the internal Electrical Variable Resistor(EVR) to change the V_5 output voltage, generate one voltage from 16 voltage state. The range of V_5 output level can be adjusted by the external resistance. For more detail, please refer to the "(4)(b) Voltage Adjust Circuits".

		R/W								
A0	RD	WR	D 7							D o
0	1	0	1	0	0	0	A3	A2	A1	AO.

A3	A2	A1	AO	Vice
0	0	0	0	Low
		:		:
		:		:
1	1	11	1	High

V LCD =V DD -V 5

When EVR doesn't use, set the EVR register to (0,0,0,0).


(s) Power Save(Dual Command)


When both of Display Off and Whole Display On are executed, the internal circuits put on the power save mode and the operating current is reduced as same as stand by current.

The internal status in the Power Save Mode is as follows:

- ① Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- 2 Stop the LCD driving. Segment and Common drivers output V DD level.
- 3 Keeping the display data and operating mode as before the power save mode.
- ④ All of LCD driving bias voltage fixed to the V DD level.

The power save and its release should be performed according to the following sequences.






- *1 Power save mode requires dual-instruction. After the second instruction" whole Display ON", the power save mode starts.
- *2 In the power save release sequence, the Display ON instruction should be performed after the Normal Display instruction. The power save mode is released after the Normal Display instruction.
- *3 Until "LCD driving voltage set" execution, NJU6575A operating current is higher than usual state and all COM/SEG terminals output V DD level continuously except the LCD driving waveform.
- *4 In case of external bleeder resistors, cut current on these resistors electrically and fix them to V DD or float them before the power save mode or at the same time. At this time V DD terminal should be floated or connected to the lowest voltage level of the system.
- *5 In case of the external power supply, it should be turned off before the power save mode or at the same time, and V our terminal should be floated or connected to the lowest voltage of the system.



(4) Internal Power Supply

(a) Voltage tripler

Three times negative voltage($V_{\,DD}$ common) of the voltage $V_{\,DD}$ -V $_{SS}$ is output from $V_{\,0\,U\,T}$ terminal when connecting three capacitor between C1 $^+$ and C1 $^-$, C2 $^+$ and C2 $^-$, V $_{SS}$ and V $_{\,0\,U\,T}$. In case of the voltage doubler operation, connect the two capacitor between C2 $^+$ and C2 $^-$, V $_{SS}$ and V $_{\,0\,U\,T}$, then connect the C1 $^+$ and C2 $^+$ terminals. Step up circuits like as Voltage Tripler or Doubler using a oscillation circuits output as its clock signal, therefore, the oscillation circuits operation is required when step up operation. The voltage relation regarding the step up circuits is shown in below. When voltage tripler operation, the operation voltage V $_{DD}$ should be less than 4.5V.



(b) Voltage Adjust Circuits

The step up voltage of $V_{\,0\,U\,T}$ output from $V_{\,5}$ through the voltage adjust circuits. The output voltage of $V_{\,5}$ is adjusted by changing the Ra and Rb within the range of $|V_{\,5}| < |V_{\,0\,U\,T}|$. The output voltage can calculated by the following formula.




Fig. 3

 $V_{\,{\scriptscriptstyle R\,E\,G}}$ is a standard voltage produced from built-in bleeder resistance. And $V_{\,{\scriptscriptstyle R\,E\,G}}$ is possible to be fine-adjusted by EVR functions mentioned in (c).

In order to adjust the output voltage from V $_5$, connect the variable resistance among VR, V $_{DD}$ and V $_5$ as shown in Fig. 3. When fine tuning for V $_5$ is needed, combine with the fixed resistance of R1, R3 and variable resistance of R2 is recommended as shown in Fig. 3.

[Design example for R1, R2 and R3 / Reference]

- R1+R2+R3=5M Ω (Determined by the current flown between V DD -V 5)
- Variable voltage range by the R2. -3V \sim 4.5V (V $_{L\,C\,D}$ =V $_{D\,D}$ -V $_5$ \rightarrow 6.0V \sim 7.5V) (Determined by the LCD electrical characteristics)
- R1, R2 and R3 are calculated by above conditions and the formula of 1 to mentioned below; R1=2.0M Ω , R2=0.5M Ω , R3=2.5M Ω
- * If the power supply voltage between V DD and V SS canges, V5 changes too. Therefore the power supply voltage should be stabilized in order not to change V5.



(c) Contrast Adjustment by using the EVR function

To use EVR function, the LCD driving voltage of V $_{\rm 5}$ which controls LCD display contrast can adjust by the instruction. The EVR function is executed to set the 4 bits data into the EVR resistor and determine the one output voltage status out of 16 prefixed voltage status as the following table .

When execute the EVR function, set the T_1 and T_2 except the "H, H" and execute the Internal Power Supply On instruction.

E,	/R register	V _{REG} [V]	V L CD
(00) н	(0, 0, 0, 0)	(135/150)·(V DD -V SS)	Low
(01) н	(0, 0, 0, 1)	(136/150)·(V DD -V SS)	
(02) н	(0, 0, 1, 0)	(137/150)·(V DD -V SS)	
(OD) н	(1, 1, 0, 1)	(148/150)·(V DD -V SS)	High
(OE) н	(1, 1, 1, 0)	(149/150)·(V DD -V SS)	
(OF) н	(1, 1, 1, 1)	(150/150)·(V DD -V SS)	

Adjustable range of the LCD driving voltage when EVR function using
 The adjustable range is decided by the values of the resistances Ra,Rb and the power supply voltage.

[Design example for the adjustable range / Reference]

- Condition
$$V_{DD} = 3.0V, V_{SS} = 0V$$

Ra=1M
$$\Omega$$
 , Rb=1M Ω (Ra:Rb=1:1)

The adjustable range and the step voltage are calculated as follows in the above condition.

In case of setting (00) # in the EVR register,

$$V_{LCD} = ((Ra+Rb)/Ra) \cdot V_{REG}$$

= (2/1) \cdot [(135/150) \cdot 3.0]
= 5.4V

In case of setting (0F) H in the EVR register,

$$V_{LCD} = ((Ra+Rb)/Ra) \cdot V_{REG}$$


= (2/1)·[(150/150)·3.0]
= 6.0V

, , , , , ,	Min. (00) н	Мах. (ОF) н		
Adjustable Range	5.4 <	>6.0	[V]	
Step Voltage	40		[mV]	



*) The V LCD operating temperature. Please refer to the following graphs.

(condition) V
$$_{\text{DD}}$$
 = 3V Ra=1M Ω , Rb=1M Ω (Ra:Rb = 1:1) Voltage tripler






(d) LCD Driving Voltage Generation Circuits


The LCD driving bias voltage of V $_1$,V $_2$,V $_3$,V $_4$ are generated internally to divide the V $_5$ voltage by the bleeder resistance. And its supply to the LCD driving circuits after convert the impedance.

As shown in Fig. 4, Five capacitors are required for each LCD driving voltage terminal as a voltage stabilizing. And the value of capacitors C3, C4, C5, C6 and C7 determine by combine with the actual LCD panel.

Using the internal Power Supply

Using the external Power Supply





Reference set up value VLCD = VDD-V5 ≒6 ~7.5V

Item	Value				
Соит	4.7∼10µF				
C1,C2	4.7∼10µF				
C3 to C7	0. 1~0. 47μF				
R1	2. OMΩ				
R2	0.5ΜΩ				
R3	2.5ΜΩ				

Fig. 4

- *1 Short wiring or sealed wiring is required for the VR terminal due to the high impedance of VR terminal.
- *2 Following connection of VOUT is required when external power supply using.

When
$$V_{SS} > V_S$$
 -- $V_{OUT} = V_S$
When $V_{SS} \leq V_S$ -- $V_{OUT} = V_{SS}$



(5) MPU Interface

(5-1) Interface type selection

NJU6575A can interface by using both of 8 bit bilateral data bus (D τ to D τ to D τ) or serial interface (SI). The 8 bit parallel or serial interface is determined the P/S terminal connected to "H" or "L" level as shown in Table 5. In case of the serial interface, status and RAM data read out is impossible.

=

P/S	Туре	cs	A0	RD	WR	C86	SI	SCL	D 0 ~ D 7
Н	Parallel	CS	A0	RD	WR	C86	-	-	D 0 ~ D 7
L	Serial	CS	A0	-	-	1	SI	SCL	-

(5-2) Parallel Interface

The NJU6575A can interface both of 68 or 80 type MPU directly by setting the parallel interface (P/S="H") and "H" or "L" of the C86 terminal as shown in table 6.

Table 6

C86	Туре	cs	A0	RD	WR	D ∘ ~ D 7
Н	68 type MPU	CS	A0	E	R/W	D 0 ~ D 7
L	80 type MPU	CS	A0	RD	WR	D 0 ~ D 7

(5-3) Discrimination of Data Bus Signal

The NJU6575A discriminate the signal on the data bus by the combination of A0, E, R/W, and (RD,WR) signals as shown in Table 7.


Table 7

Common	68 type	e 80 type		Function			
A0	R/W	RD	WR				
1	1	0	1	Read Display Data			
1	0	1	0	Write Display Data			
0	1	0	1	Status Read			
0	0	1	0	Write into the Register(Instruction)			

(5-4) Serial Interface.(P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminals set to CS="L"and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition in no chip selection period. The data input from SI terminal is MSB first like as the order of D τ , D $_{0}$,D $_{0}$, and the data is entered into the shift register synchronized at the rise edge of the serial clock SCL. The data in the shift register are converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction for the serial input data is executed by the A0 input which take into the LSI at the 8th serial clock rise edge, or, A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or CS terminal becomes "H" in spite of the data less then 8 bits, NJU6575A recognizes wrong data as a instruction data. Therefore 8bits data is required for the input data. The time chart for the serial interface is shown in Fig. 5. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface .






(5-5) Access to the Display Data RAM and Internal Register.

The NJU6575A is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register. For example, when the MPU read out the data from the Display Data RAM, the data read out in the data read cycle(dummy read) is held in the bus-holder at once then read out from the bus-holder to the system bus at next data read cycle. And when write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.


Therefore high speed data transmission between MPU and NJU6575A is available because of the limitation of access time of NJU6575A locking from MPU is just determined by the cycle time only which ignored the access time of tacc and tas of Display Data RAM. If the cycle time can not be kept in the MPU operation, NOP operation cycle which equivalent to the waiting operation is useful.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 6.

Write Operation



Read Operation



(5-6) Chip Select

CS is Chip Select terminal. The Chip Select is executed by the setting of \overline{CS} ="L". Only the select mode, the interface with MPU is available. In the non select period, the D $_0$ to D $_7$ are high impedance and A0, RD, WR, SI and SCL input are put on the disable state. If the serial interface is selected in the non select period, the shift register and counter are reset. The reset input is regardless with the condition of \overline{CS} .



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V _{DD}	- 0.3 ~ + 7.0 - 0.3 ~ + 4.5 (used Tripler)	٧
Supply Voltage (2)	V ₅	V _{DD} −13. 5 ~ V _{DD} +0. 3	٧
Supply Voltage (3)	V1~V4	V ₅ ~ V _{DD} +0. 3	٧
Input Voltage	Vin	- 0.3 ~ V _{DD} +0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	Ω
Storage Temperature	Tstg	- 55 ~ + 125 (Chip) - 55 ~ + 100 (TOP)	ပ္

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) All voltage values are specified as V ss = 0 V.
- Note 3) The relation : $V_{DD} \ge V_{1} \ge V_{2} \ge V_{3} \ge V_{4} \ge V_{5}$; $V_{DD} > V_{SS} \ge V_{OUT}$ must be maintained.
- Note 4) Decoupling capacitor—should be connected—between V DD—and—V SS—due to the stabilized operation for the voltage converter.

■ ELECTRICAL CHARACTERISTICS (1)

 $(V_{DD}=5V\pm10\%, V_{SS}=0V, Ta=-20\sim+75^{\circ}C)$

PARAMETER		SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	Note
Operating	Recommend	Von			4. 5	5. 0	5. 5	V	5
Voltage(1)	Available	VDD			2. 4		5. 5	ľ	่อ
	Recommend	V ₅			V _{DD} -13. 5		V _{DD} -3. 5		
Operating	Available	V 5			V _{DD} −13. 5			\mid $_{\scriptscriptstyle m V}\mid$	
Voltage(2)	Available	V_1, V_2	V _{L CD} =V _{DD} -V ₅		V _{DD} -0. 6xV	LCD	V DD]	
	Available	V3, V4			V ₅	Voc	-0. 4xV _{LCD}	1	
	1	VIHC 1	DO, D1 D7,		0 . 7xV _{DD}		V DD		
Voltage 2	<u>'</u>	V _{IHC2}	AO, CS, RES,	V _{DD} =2. 7V	0. 8xV _{DD}		V DD	_v	
	2	VILCI	RD, WR, C86 SI, SCL, P/S Terminals		Vss		0. 3xV _{DD}	ľ	
		VILC2	Terminals	V _{DD} =2. 7V	Vss		0. 2xV _{DD}		
	1	V onc 1 1	DO, D1D7, Terminals	Iон=−1 mA	0 . 8xV _{DD}		V _{DD}		
Output		V OHC 12	reminals	I _{он} =−0. 5mA V _{оо} =2. 7V	0. 8xV _{DD}		Vod	V	
Voltage	2	V olc11	DO, D1D7, Terminals	lot= 1mA	Vss	-	0. 2xV _{DD}	٧	
		V OLC 12	lerminals :	I _{oL} = 0.5mA V _{DD} =2.7V	Vss		0. 2xV _{DD}		
Immurt Looko	~~	Lu	All input te	rminals	-1.0		1. 0		
Input Leaka	Current	ILO	All I/O term	(DO D7)	-3.0		3. 0	uA	6
Driver On-r	on i ot once	R _{ON 1}	Ta=25°C '	V _{L CD} =13. 5V		2.0	3. 0	1.0	7
Driver on r	esistance	R _{ON 2}		V∟cd=8. 0V		3.0	4. 5	kΩ	<i>'</i>
Stand by Cu	rrent	loda	during Power	save Mode		0. 05	5. 0	uA	
	Operating Current		Display VLcD=8.0V			28	45	цA	8
Operating C			VLCD-3.0V	V _{DD} =2. 7V		16	25	LUA .	
		10021	Accessing fcyc=200kHz			350	500	uА	9
		10022	TOYU-ZUUKNZ	V _{DD} =2. 7V		170	240	u/A	ษ



■ ELECTRICAL CHARACTERISTICS (2)

PARA	METER	SYMBOL	CONDIT	CONDITIONS		TYP	MAX	UNIT	Note
Input Terminal Capacitance		Cin	AO, CS, RES, RD, V SOL, P. S. 11, 12 Ta=25°C	R, C86, S1, , DO D7		10		рF	
Oscillation Frequency		fosc	Ta=25°C	V _{DD} =5. 0V	9	11	13	lel fra	
		1030	14-25 0	VDD=2. 7V	8	9. 75	11. 5	kHz	
	Input	V _{DD1}	V _{DD} -V _{SS}		2. 4		5. 5		
Voltage	V _{DD2}	V _{DD} -V _{SS} used Tripler		2. 4		4. 5		10	
Output Volt.		V_{OUT}	Vss-V _{LCD} , used Tripler		-9 .0			٧	
	0n -resistance	R _{TRI}	V _{DD} =3V;C=4.7uF used Tripler			600	1000	Ω	
Voltage	Adjustment range of LCD Driving Volt	Vout	Tripler Circuit "OFF"		V _{DD} −13. 5		V _{DD} -5. 0	٧	
Tripler	Voltage Follower	V 5	Voltage Adjuş Ci	tment rcuit "OFF"	V _{DD} -13. 5		V _{DD} -5. 0	٧	11
	Operating	lout 1	Vpp=4.5V.VLco COM/SEG Termi	=8Y		58	TBD		
	Current	lout 2	No Access			22	. TBD	uА	12
	Julienc	Гоитз	Checkered p	play heckered pattern		21	TBD		
	Voltage Reg.	V_{REG}	V _{DD} =3.0V, Ta=	25°C			3	%	13


- Note 5) NJU6575A can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.
- Note 6) Apply to the High-impedance state of the D $_0$ to D $_7$ terminals.
- Note 7) Ron is the resistance values between power supply terminals(V 1, V 2, V 3, V 4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).
- Note 8,9,12)Apply to current after "LCD DDriving Voltage Set".
- Note 8) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.
- Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as I DD 1 x .
- Note 10) Supply voltage (V DD) range for internal Voltage Tripler operation.
- Note 11) LCD driving voltage V 5 can be adjusted within the voltage follower operating range.
- Note 12) Each operating current of voltage supply circuits block is specified under below table conditions.


	Status			Operating	Condition		External]
SYMBOL	Τı	T ₂	Internal Oscillator	Voltage Tripler	Voltage Adjustment	Voltage Follower	Voltage Supply (Input Terminal)	:
I _{OUT 1}	L	*	Validity	Validity	Validity	Validity	Unuse	İ
I _{OUT2}	Н	L	Validity	Invalidity	Validity	Validity	Use (Vout)	* = Don' t
Гоитз	Н	Н	Validity	Invalidity	Invalidity	Validity	Use (V _{00 T} , V ₅)	Care


Note 13) Apply to the precision of the voltage between V DD and V s with EVR function.



MEASUREMENT BLOCK DIAGRAM







■ ELECTRICAL CHARACTERISTICS (3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	t _R	RES Terminal	1.0			us	14
Reset "L" Level Pulse Width	t _{RW}	RES Terminal	10			us	15


Note 14) Specified from the rising edge of RES to finish the internal circuit reset.

Note 15) Specified minimum pulse width of $\overline{\text{RES}}$ signal. Over than t $_{\text{RW}}$ "L" input should be required for correct reset operation.



BUS TIMING CHARACTERISTICS

· Read/Write operation sequence (80 Type MPU)



 $(V_{DD}=5.0V\pm10\%, Ta=-20\sim75^{\circ}C)$

15

PAF	PARAMETER			MIN	MAX	CONDITION	UNIT
Address Hold	Time	AO, CS	t _{ahb}	10			
Address Set Up Time		Terminals	taws	10		1	1 1
System Cycle Time			tcycs	180			
Control Pulse Width	₩R, "L"	WR, RD	tccl(W)	25		1	
	RŌ, "L"	Terminals	tccl(R)	80]	
	″H″		tccH	70			
Data Set Up	lime .		tose	60]	ns
Data Hold Time		D₀ ~ D₁	tонв	10		1	
RD Access Time		Terminals	tACCB		70	G =100-E	1 1
Output Disab	le Time		tоны	0	30	CL=100pF	

t,,ti

CS, WR, RD, AO, Do∼D7 Terminals


Rise Time, Fall Time

			<u>(V</u>	oo=2. 7V	~4. 5V,	Ta=−20 ~ 75°C)	
PAR	AMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold	Time	AO, CS	TAHB	25			
Address Set Up Time		Terminals	taws	25		1	
System Cycle			tores	450]	
Control Pulse Width	WR, "L"	WR, RD	tccl(W)	50			1
	RD, "L"	Terminals	tccL(R)	200			l
ruise wiutii	"H"		tссн	220		}	
Data Set Up T	ime		tose	120		j	ns
Data Hold Tim	ne .	D₀ ~ D₁	t _{DH8}	35			İ
RD Access Tim	ne	Terminals	t _{ACCB}		140	0 -100-E	1
Output Disabl	e Time		tонв	0	35	CL=100pF	
Rise Time, Fall Time		CS, WR, RD, AO, D₀∼D₁ Terminals	tr, tr		15		

Note 15) Rise time(tr) and fall time(tf) of input signal should be less than 15ns. Note 16) Each timing is specified based on $0.2xV_{DD}$ and $0.8xV_{DD}$.



· Read/Write operation sequence (68 Type MPU)



(V_{DD}=5. 0V±10%, Ta=-20~75°C)

						= == ,0 +,				
PAR	RAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT			
Address Hold	Time	AO, CS, R/W	tane	10			1			
Address Set Up Time		AU, WS, K∕W Terminals	tawe	10		1	ł			
System Cycle Time		terminais	tcyce	180		7	1			
Enable	Read	F Terminal	_	100	1	7				
Pulse Width	Write	E Terminal	tew	25		1	i			
Data Set Up T	ime		tose	60		1	ns			
Data Hold Tin	ne	D₀~D₁	tone	20		1	ł			
Access Time		Terminals	t _{ACCB}		70	0 100 F	1			
Output Disable Time			tонв	0	25	- CL=100pF	l			
		AO, CS, R∕W, E, Do∼D, Terminals	tr, tr		15					

(V_{DD}=2. 7V~4. 5V, Ta=-20~75°C)

PARAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold Time	AO, CS, R/W	t _{AH6}	25			
Address Set Up Time	AU, ⇔, K∕m Terminals	tawe	25			i l
System Cycle Time	reminais	tcycs	450		1]
Enable Read	E Terminal	_	200		1	
Pulse Width Write		tew	50			
Data Set Up Time		tose	120]	ns
Data Hold Time	D₀~D₁	tons	40			ĺ
Access Time	Terminals	t _{ACCB}		140	0 -100 F	
Output Disable Time		tons	0	45	CL=100pF	
Rise Time, Fall Time	AO, CS, R∕W, E, D₀∼D₁ Terminals	tr, tr		15		


Note 17) t cyce indicates the E signal cycle during the CS activation period. The System Cycle Time must be required after CS becomes active.

Note 18) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 19) Each timing is specified based on $0.2xV_{DD}$ and $0.8xV_{DD}$.



· Write operation sequence (Serial Interface)



 $(V_{DD}=5.0V\pm10\%, Ta=-20\sim75^{\circ}C)$

				DD-0. 01.	<u>:_10%, 14= 20°</u>	- 10 01
PARAMET	E R	SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock cycle		tscyc	500			
SCL "H" pulse width	SCL Terminal	tsHw	150			
SCL "L" pulse width		tsıw	150		1	l
Address Set Up Time	40 Tauminal	tsas	120		1	i I
Address Hold Time	AO Terminal	tsan	200			
Data Set Up Time	SI Terminal	tsos	120			ns
Data hold Time	3) Terminat	tspн	50		1	1 1
00 00 T:	CS Terminal	tcss	30			
CS-SCL Time	US Terminal	tсsн	400			i 1
Rise Time, Fall Time	SCL, AO, CS SI, Terminals	tr, tı		15		

 $(V_{DD}=2.7V\sim4.5V, Ta=-20\sim75^{\circ}C)$

PARAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock cycle		tscyc	1000			
SCL "H" pulse width	SCL Terminal	tsHW	300		1	
SCL "L" pulse width		tsıw	300		1	
Address Set Up Time	AO Terminal	tsas	250		1	
Address Hold Time	AU rerminar	tsah	400		1	
Data Set Up Time	SI Terminal	tsos	250		1	ns
Data hold Time	oi terminat	tson	100]	
CS-SCL Time	CS Terminal	tcss	60			
W-SUL TIME	OS TERMINAT	tсsн	800		1	i
Rise Time, Fall Time	SCL, AO, CS SI, Terminals	tr, tr		15		

- Note 20) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.
- Note 21) Each timing is specified based on $0.2xV_{DD}$ and $0.8xV_{DD}$.

■ LCD DRIVING WAVEFORM




Fig. 7



■ APPLICATION CIRCUIT

Microprocessor Interface Example

The NJU6575A can interface with both of 80 type and 68 type MPU by the serial format directly. Therefore minimum wiring for the MPU interface is available.

