

BIT MAP LCD DRIVER

■ GENERAL DESCRIPTION

The NJU6575A is a bit map LCD driver to display graphics or characters.

It contains 4,422 bits display data RAM, microprocessor interface circuits, instruction decoder, 134-segment and 33-common (1 out of 33-driver is prepared for icon display) drivers.


The bit image display data is transferred to the display data RAM by serial or 8-bit parallel mode.

33 x 134 dots graphics or 8-character 2-line by 16 x 16 dot character with icon are displayed by NJU6575A itself.

The wide operating voltage like as 2.4V to 5.5V and low operating current are useful to apply small sized battery operated items.

The build-in Electrical Variable Resistance is very precision, furthermore the rectangle outlook is very applicable to COG or Slim TCP.

■ PACKAGE OUTLINE



NJU6575AC

■ FEATURES

- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM - 4,422 bits
- 167 LCD Drivers - 33- common and 134-segment
- Direct Interface with both of 68 and 80 type MPU
- Serial Interface
- Programmable Duty Ratio ; 1/32 or 1/33 Duty
- Useful Instruction Set
Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Column Address Set, Status Read, All On/Off, Icon Display, Read Modify Write, Common Driver order Assignment and Power Saving.
- Power Supply Circuits for LCD Incorporated
Step up Circuits, Regulator, Voltage Follower x 4
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.4V ~ 5.5V
- LCD Driving Voltage --- 6.0V ~ 13.5V
- Package Outline --- Chip / Bumped Chip / TCP
- C-MOS Technology





■ : Four PADs illustrated with this mark are the alignment marks for COG.

■ PAD COORDINATES

Chip Size 11.49mm x 2.44mm(Chip Center X=0um,Y=0um)

N.O.	Termi.	X= μ m	Y= μ m
1	V _{DD}	5472	1054
2	V _{DD}	5392	1054
3	V _{DD}	5312	1054
4	P/S	5232	1054
5	C86	5152	1054
6	V _{SS}	5072	1054
7	V _{SS}	4992	1054
8	V _{SS}	4912	1054
9	T ₂	4832	1054
10	T ₁	4752	1054
11	OSC ₁	4672	1054
12	SCL	4592	1054
13	SI	4192	1054
14	CS	3792	1054
15	AO	3392	1054
16	WR	2992	1054
17	RD	2592	1054
18	D ₀	2192	1054
19	D ₁	1792	1054
20	D ₂	1392	1054
21	D ₃	992	1054
22	D ₄	592	1054
23	D ₅	192	1054
24	D ₆	-208	1054
25	D ₇	-608	1054
26	V _{SS}	-928	1054
27	V _{SS}	-1008	1054
28	V _{SS}	-1088	1054
29	C1 ⁺	-1328	1054
30	C1 ⁺	-1408	1054
31	C1 ⁺	-1488	1054
32	C1 ⁻	-1728	1054
33	C1 ⁻	-1808	1054
34	C1 ⁻	-1888	1054
35	C2 ⁺	-2128	1054
36	C2 ⁺	-2208	1054
37	C2 ⁺	-2288	1054
38	C2 ⁻	-2528	1054
39	C2 ⁻	-2608	1054
40	C2 ⁻	-2688	1054
41	V _{OUT}	-2928	1054
42	V _{OUT}	-3008	1054
43	V _{OUT}	-3088	1054
44	V _{DD}	-3328	1054
45	V _{DD}	-3408	1054
46	V _{DD}	-3488	1054
47	VR	-3728	1054
48	VR	-3808	1054
49	VR	-3888	1054
50	V _S	-4128	1054

N o.	Termi.	X= μ m	Y= μ m
51	V ₆	-4208	1054
52	V ₆	-4288	1054
53	V ₄	-4528	1054
54	V ₄	-4608	1054
55	V ₄	-4688	1054
56	V ₃	-4928	1054
57	V ₃	-5008	1054
58	V ₃	-5088	1054
59	V ₂	-5328	1054
60	V ₂	-5408	1054
61	V ₂	-5488	1054
62	V ₁	-5584	862
63	V ₁	-5584	782
64	C ₀	-5584	702
65	C ₁	-5584	622
66	C ₂	-5584	542
67	C ₃	-5584	462
68	C ₄	-5584	382
69	C ₅	-5584	302
70	C ₆	-5584	222
71	C ₇	-5584	142
72	C ₈	-5584	62
73	C ₉	-5584	-18
74	C ₁₀	-5584	-98
75	C ₁₁	-5584	-178
76	C ₁₂	-5584	-258
77	C ₁₃	-5584	-338
78	C ₁₄	-5584	-418
79	C ₁₅	-5584	-498
80	NC	-5584	-634
81	NC	-5584	-770
82	NC	-5584	-906
83	NC	-5434	-1055
84	SEG ₀	-5306	-1055
85	SEG ₁	-5226	-1055
86	SEG ₂	-5146	-1055
87	SEG ₃	-5066	-1055
88	SEG ₄	-4986	-1055
89	SEG ₅	-4906	-1055
90	SEG ₆	-4826	-1055
91	SEG ₇	-4746	-1055
92	SEG ₈	-4666	-1055
93	SEG ₉	-4586	-1055
94	SEG ₁₀	-4506	-1055
95	SEG ₁₁	-4426	-1055
96	SEG ₁₂	-4346	-1055
97	SEG ₁₃	-4266	-1055
98	SEG ₁₄	-4186	-1055
99	SEG ₁₅	-4106	-1055
100	SEG ₁₆	-4026	-1055

N o.	Termi.	X= μ m	Y= μ m
101	SEG ₁₇	-3946	-1055
102	SEG ₁₈	-3866	-1055
103	SEG ₁₉	-3786	-1055
104	SEG ₂₀	-3706	-1055
105	SEG ₂₁	-3626	-1055
106	SEG ₂₂	-3546	-1055
107	SEG ₂₃	-3466	-1055
108	SEG ₂₄	-3386	-1055
109	SEG ₂₅	-3306	-1055
110	SEG ₂₆	-3226	-1055
111	SEG ₂₇	-3146	-1055
112	SEG ₂₈	-3066	-1055
113	SEG ₂₉	-2986	-1055
114	SEG ₃₀	-2906	-1055
115	SEG ₃₁	-2826	-1055
116	SEG ₃₂	-2746	-1055
117	SEG ₃₃	-2666	-1055
118	SEG ₃₄	-2586	-1055
119	SEG ₃₅	-2506	-1055
120	SEG ₃₆	-2426	-1055
121	SEG ₃₇	-2346	-1055
122	SEG ₃₈	-2266	-1055
123	SEG ₃₉	-2186	-1055
124	SEG ₄₀	-2106	-1055
125	SEG ₄₁	-2026	-1055
126	SEG ₄₂	-1946	-1055
127	SEG ₄₃	-1866	-1055
128	SEG ₄₄	-1786	-1055
129	SEG ₄₅	-1706	-1055
130	SEG ₄₆	-1626	-1055
131	SEG ₄₇	-1546	-1055
132	SEG ₄₈	-1466	-1055
133	SEG ₄₉	-1386	-1055
134	SEG ₅₀	-1306	-1055
135	SEG ₅₁	-1226	-1055
136	SEG ₅₂	-1146	-1055
137	SEG ₅₃	-1066	-1055
138	SEG ₅₄	-986	-1055
139	SEG ₅₅	-906	-1055
140	SEG ₅₆	-826	-1055
141	SEG ₅₇	-746	-1055
142	SEG ₅₈	-666	-1055
143	SEG ₅₉	-586	-1055
144	SEG ₆₀	-506	-1055
145	SEG ₆₁	-426	-1055
146	SEG ₆₂	-346	-1055
147	SEG ₆₃	-266	-1055
148	SEG ₆₄	-186	-1055
149	SEG ₆₅	-106	-1055
150	SEG ₆₆	-26	-1055




No.	Terminal	X= μm	Y= μm
151	SEG ₆₇	54	-1055
152	SEG ₆₈	134	-1055
153	SEG ₆₉	214	-1055
154	SEG ₇₀	294	-1055
155	SEG ₇₁	374	-1055
156	SEG ₇₂	454	-1055
157	SEG ₇₃	534	-1055
158	SEG ₇₄	614	-1055
159	SEG ₇₅	694	-1055
160	SEG ₇₆	774	-1055
161	SEG ₇₇	854	-1055
162	SEG ₇₈	934	-1055
163	SEG ₇₉	1014	-1055
164	SEG ₈₀	1094	-1055
165	SEG ₈₁	1174	-1055
166	SEG ₈₂	1254	-1055
167	SEG ₈₃	1334	-1055
168	SEG ₈₄	1414	-1055
169	SEG ₈₅	1494	-1055
170	SEG ₈₆	1574	-1055
171	SEG ₈₇	1654	-1055
172	SEG ₈₈	1734	-1055
173	SEG ₈₉	1814	-1055
174	SEG ₉₀	1894	-1055
175	SEG ₉₁	1974	-1055
176	SEG ₉₂	2054	-1055
177	SEG ₉₃	2134	-1055
178	SEG ₉₄	2214	-1055
179	SEG ₉₅	2294	-1055
180	SEG ₉₆	2374	-1055
181	SEG ₉₇	2454	-1055
182	SEG ₉₈	2534	-1055
183	SEG ₉₉	2614	-1055
184	SEG ₁₀₀	2694	-1055
185	SEG ₁₀₁	2774	-1055
186	SEG ₁₀₂	2854	-1055
187	SEG ₁₀₃	2934	-1055
188	SEG ₁₀₄	3014	-1055
189	SEG ₁₀₅	3094	-1055
190	SEG ₁₀₆	3174	-1055
191	SEG ₁₀₇	3254	-1055
192	SEG ₁₀₈	3334	-1055
193	SEG ₁₀₉	3414	-1055
194	SEG ₁₁₀	3494	-1055
195	SEG ₁₁₁	3574	-1055
196	SEG ₁₁₂	3654	-1055
197	SEG ₁₁₃	3734	-1055
198	SEG ₁₁₄	3814	-1055
199	SEG ₁₁₅	3894	-1055

No.	Terminal	X= μm	Y= μm
200	SEG ₁₁₆	3974	-1055
201	SEG ₁₁₇	4054	-1055
202	SEG ₁₁₈	4134	-1055
203	SEG ₁₁₉	4214	-1055
204	SEG ₁₂₀	4294	-1055
205	SEG ₁₂₁	4374	-1055
206	SEG ₁₂₂	4454	-1055
207	SEG ₁₂₃	4534	-1055
208	SEG ₁₂₄	4614	-1055
209	SEG ₁₂₅	4694	-1055
210	SEG ₁₂₆	4774	-1055
211	SEG ₁₂₇	4854	-1055
212	SEG ₁₂₈	4934	-1055
213	SEG ₁₂₉	5014	-1055
214	SEG ₁₃₀	5094	-1055
215	SEG ₁₃₁	5174	-1055
216	SEG ₁₃₂	5254	-1055
217	SEG ₁₃₃	5334	-1055
218	NC	5462	-1055
219	NC	5583	-913
220	NC	5583	-777
221	NC	5583	-641
222	C ₃₁	5583	-505
223	C ₃₀	5583	-425
224	C ₂₉	5583	-345
225	C ₂₈	5583	-265
226	C ₂₇	5583	-185
227	C ₂₆	5583	-105
228	C ₂₅	5583	-25
229	C ₂₄	5583	56
230	C ₂₃	5583	136
231	C ₂₂	5583	216
232	C ₂₁	5583	296
233	C ₂₀	5583	376
234	C ₁₉	5583	456
235	C ₁₈	5583	536
236	C ₁₇	5583	616
237	C ₁₆	5583	696
238	COM1	5583	776
239	RES	5583	856
ALIGNMENT	A1	5592	1080
ALIGNMENT	A2	-5593	1080
ALIGNMENT	B1	-5593	-1061
ALIGNMENT	B2	5592	-1061

5

BLOCK DIAGRAM



■ TERMINAL DESCRIPTION

No.	Symbol	I/O	F u n c t i o n																				
1,2,3, 44,45,46	V _{DD}	Power	V _{DD} =+5V. (Less than 4.5V should apply when voltage tripler using.)																				
6,7,8 26,27,28	V _{SS}	GND	V _{SS} =0V																				
62,63 59,60,61 56,57,58 53,54,55 50,51,52	V ₁ V ₂ V ₃ V ₄ V ₅	Power	<p>LCD Driving Voltage Supplying Terminal. If internal voltage tripler does not use, supply each level from outside maintained following relation.</p> $V_{DD} \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5$ <p>When internal power supply is on, internal circuits generated and supply following LCD bias voltage to V₁ ~ V₄ terminals.</p> <table><tr><td>Term.</td><td>V₁</td><td>V₂</td><td>V₃</td><td>V₄</td></tr><tr><td>Volt.</td><td>V₅+6/7V_{LCD}</td><td>V₅+5/7V_{LCD}</td><td>V₅+2/7V_{LCD}</td><td>V₅+1/7V_{LCD}</td></tr></table> <p>(V_{LCD}=V_{DD}-V₅)</p>	Term.	V ₁	V ₂	V ₃	V ₄	Volt.	V ₅ +6/7V _{LCD}	V ₅ +5/7V _{LCD}	V ₅ +2/7V _{LCD}	V ₅ +1/7V _{LCD}										
Term.	V ₁	V ₂	V ₃	V ₄																			
Volt.	V ₅ +6/7V _{LCD}	V ₅ +5/7V _{LCD}	V ₅ +2/7V _{LCD}	V ₅ +1/7V _{LCD}																			
29,30,31 32,33,34 35,36,37 38,39,40	C1 ⁺ C1 ⁻ C2 ⁺ C2 ⁻	0	<p>Step up capacitor connecting terminals.</p> <p>In case of tripler operation, connect the capacitor between C1⁺ and C1⁻, C2⁺ and C2⁻.</p> <p>In case of doubler operation, connect the capacitor between C2⁺ and C2⁻, connect C2⁺ to C1⁺, and C1⁻ should be open.</p>																				
41,42,43	V _{OUT}	0	Step up voltage output terminal. Connect the set up capacitor between this terminal and V _{SS} .																				
47,48,49	VR	I	Voltage adjust terminal. V ₅ level is adjusted by external bleeder resistance connect between V _{DD} and V5 terminal.																				
10 9	T ₁ T ₂	I	<p>LCD bias voltage control terminals. ※ Don't Care</p> <table><tr><td>T₁</td><td>T₂</td><td>Step up cir.</td><td>Voltage Adj.</td><td>V/F Cir.</td></tr><tr><td>L</td><td>※</td><td>Available</td><td>Available</td><td>Available</td></tr><tr><td>H</td><td>L</td><td>Not Avail.</td><td>Available</td><td>Available</td></tr><tr><td>H</td><td>H</td><td>Not Avail.</td><td>Not Avail.</td><td>Available</td></tr></table>	T ₁	T ₂	Step up cir.	Voltage Adj.	V/F Cir.	L	※	Available	Available	Available	H	L	Not Avail.	Available	Available	H	H	Not Avail.	Not Avail.	Available
T ₁	T ₂	Step up cir.	Voltage Adj.	V/F Cir.																			
L	※	Available	Available	Available																			
H	L	Not Avail.	Available	Available																			
H	H	Not Avail.	Not Avail.	Available																			
18 ~ 25	D ₀ ~ D ₇	I/O	Tri-state bilateral Data I/O terminal when 8-bit parallel operation.																				
15	A0	I	<p>Connect to the Address bus of MPU. The data on the D₀ to D₇ is distinguished Display data or Instruction by this signal.</p> <table><tr><td>A0</td><td>H</td><td>L</td></tr><tr><td>Dist.</td><td>Display Data</td><td>Instruction</td></tr></table>	A0	H	L	Dist.	Display Data	Instruction														
A0	H	L																					
Dist.	Display Data	Instruction																					
239	RES	I	Reset terminal. When the RES terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of RES.																				
14	CS	I	Chip select terminal. Data Input/Output are available during CS = "L".																				
17	RD (E)	I	<p><When interface with 80 type MPU> RD signal of 80 type MPU input terminal. Active "L". During this signal "L", the data bus becomes as output terminal.</p> <p><When interface with 68 type MPU> Enable clock of 68 type MPU input terminal. Active "H".</p>																				



No.	Symbol	I/O	F u n c t i o n																		
16	WR (R/W)	I	<p><When interface with 80 type MPU> Connect the 80 type MPU WR signal. Active "L". The data on the data bus input synchronizing the rise edge of this signal.</p> <p><When interface with 68 type MPU> Read/write control signal of 68 type MPU input terminal.</p> <table><tr><td>R/W</td><td>H</td><td>L</td></tr><tr><td>State</td><td>Read</td><td>Write</td></tr></table>	R/W	H	L	State	Read	Write												
R/W	H	L																			
State	Read	Write																			
5	C86	I	<p>Select the MPU interface type.</p> <table><tr><td>C86</td><td>H</td><td>L</td></tr><tr><td>Status</td><td>68 Type</td><td>80 Type</td></tr></table>	C86	H	L	Status	68 Type	80 Type												
C86	H	L																			
Status	68 Type	80 Type																			
13	SI	I	Serial data input terminal .																		
12	SCL	I	<p>Serial data clock signal input terminal.</p> <p>SI data input at the rise edge of SCL in successively. It convert to the parallel data at the 8th SCL clock rise edge.</p>																		
4	P/S	I	<p>Serial or parallel interface select terminal.</p> <table><tr><td>P/S</td><td>Chip Select</td><td>Data/Command</td><td>Data</td><td>Read/Write</td><td>Serial CLK</td></tr><tr><td>"H"</td><td>CS</td><td>A0</td><td>D₀ ~ D₇</td><td>RD、WR</td><td>—</td></tr><tr><td>"L"</td><td>CS</td><td>A0</td><td>SI</td><td>Write only</td><td>SCL</td></tr></table> <p>*RAM data and status read operation is impossible when select the serial interface.</p> <ul style="list-style-type: none">• When select the parallel interface (P/S="H"), SI and SCL must be fixed "H" or "L".• When select the serial interface (P/S="L"), RD and WR must be fix "H" or "L", and D₀ ~ D₇ becomes to the high impedance state.	P/S	Chip Select	Data/Command	Data	Read/Write	Serial CLK	"H"	CS	A0	D ₀ ~ D ₇	RD、WR	—	"L"	CS	A0	SI	Write only	SCL
P/S	Chip Select	Data/Command	Data	Read/Write	Serial CLK																
"H"	CS	A0	D ₀ ~ D ₇	RD、WR	—																
"L"	CS	A0	SI	Write only	SCL																
11	OSC ,	I	<p>System clock input terminal for Maker testing.</p> <p>This terminal should be open.</p>																		

No.	Symbol	I/O	F u n c t i o n																				
64 ~ 79	C ₀ ~ C ₁₅	O	LCD drive output terminals. Segment output terminals : SEG ₀ to SEG ₁₃₃ Common output terminals :C ₀ to C ₃₁ • Segment output terminal Segment driving output terminals. The following output voltage is selected by combination of FR and data in the RAM.																				
84 ~ 217	SEG ₀ ~ SEG ₁₃₃		<table><tr><th rowspan="2">RAM Data</th><th rowspan="2">FR</th><th colspan="2">Output Voltage</th></tr><tr><th>Normal</th><th>Reverse</th></tr><tr><td rowspan="2">H</td><td>H</td><td>V_{DD}</td><td>V₂</td></tr><tr><td>L</td><td>V₅</td><td>V₃</td></tr><tr><td rowspan="2">L</td><td>H</td><td>V₂</td><td>V_{DD}</td></tr><tr><td>L</td><td>V₃</td><td>V₅</td></tr></table>	RAM Data	FR	Output Voltage		Normal	Reverse	H	H	V _{DD}	V ₂	L	V ₅	V ₃	L	H	V ₂	V _{DD}	L	V ₃	V ₅
RAM Data	FR		Output Voltage																				
			Normal	Reverse																			
H	H	V _{DD}	V ₂																				
	L	V ₅	V ₃																				
L	H	V ₂	V _{DD}																				
	L	V ₃	V ₅																				
222 ~ 237	C ₃₁ ~ C ₁₆																						
			• Common Output Terminal Common driving output terminals. The following output voltage is selected by combination of FR and common scanning data.																				
			<table><tr><th>Scan data</th><th>FR</th><th>Output Voltage</th></tr><tr><td rowspan="2">H</td><td>H</td><td>V₅</td></tr><tr><td>L</td><td>V_{DD}</td></tr><tr><td rowspan="2">L</td><td>H</td><td>V₁</td></tr><tr><td>L</td><td>V₄</td></tr></table>	Scan data	FR	Output Voltage	H	H	V ₅	L	V _{DD}	L	H	V ₁	L	V ₄							
Scan data	FR	Output Voltage																					
H	H	V ₅																					
	L	V _{DD}																					
L	H	V ₁																					
	L	V ₄																					
238	COMI	O	Icon common output terminal. Icon common output when Icon Display instruction execution. <table><tr><td></td><td>Icon Display ON</td><td>Icon Display OFF</td></tr><tr><td>State</td><td>COM₃₂</td><td>V₁ or V₄</td></tr></table>		Icon Display ON	Icon Display OFF	State	COM ₃₂	V ₁ or V ₄														
	Icon Display ON	Icon Display OFF																					
State	COM ₃₂	V ₁ or V ₄																					

(Terminals 80,81,82,83,218,219,220,221 are NC)



■ Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag output from D₇ terminal when status read instruction is executed.

If enough cycle time over then t_{CYC} indicated in the bus timing characteristics is kept, no need to check the busy flag and it realized high performance for the MPU.

(1-2) Line Counter

The Line Counter is reset at the FR signal changing and counts up by synchronizing common signal cycle and generate the line address which addressing the read out line of Display Data RAM.

(1-3) Column Address Counter

The column address counter is 8-bit presentable counter which addressing the column address as shown in Fig. 1. This counter increments (+1) up to (A0)_H when the Display Data Read/Write instruction is executed. The count up is stop at (A0)_H, do not count up non existing address of over than (A0)_H by the count lock function. This count lock is released by new column address set.

Furthermore, this counter is independent with the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM correspondence to the Segment Driver.

5

(1-4) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the data by changing the page, the page address set instruction is required. Page address "4"(D₂="H" and D₁=D₀="L") is Icon RAM area, the data only for the D₀ is valid.

(1-5) Display Data RAM

Display Data RAM consists of 4,422 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). The each bit in the Display Data RAM correspond to the each dot of the LCD panel and control the display by following bit data.

When Normal Display : On="1" , Off="0"

When Inverse Display : On="0" , Off="1"

The Display Data RAM output 134 bit parallel data addressed by the line counter, and these data are set into the Display Data Latch.

This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rewriting.

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig. 1.




Fig.1 Correspondence with Display Data RAM and Address
(COMI can be used in case of 1/33 duty set.)

* When readout the Display Data RAM address 86H to 9FH in normal ADC or 00H to 19H in inverse ADC the data FFH is output as those address data.

(1-6) Common and Segment Driver Assignment

The scanning order can be assigned by setting A₃ of the Output Assignment Register as shown Table 1.

The location of Segment Drivers are fixed at any time.

		Table 1			
Register		COM Output Terminals			
A3	PAD No.	64	79	222	237
	Pin name	C ₀	C ₁₅	C ₃₁	C ₁₆
0	→	COM ₁₅ ←	COM ₀	COM ₁₆ →	COM ₃₁
1	→	COM ₁₆ →	COM ₃₁	COM ₁₅ ←	COM ₀

The Icon display is regardless with this function, therefore the Icon Display instruction must be executed when the Icon display is needed. In this time, the Icon display driver COM₁ is fixed to COM₃₂ timing regardless the other Common Driver assignment.

(1-7) Reset Circuits

The NJU6575A performs following initialization when the $\overline{\text{RES}}$ input is put on the "L" level.

Initialization

- ① Display Off
- ② Normal Display(Non-inverse display)
- ③ Icon Display Reset
- ④ ADC Select : Normal (ADC Instruction D₀ ="0")
- ⑤ Read Modify Write Mode Off
- ⑥ Internal Power supply(Step up) circuits Off
- ⑦ Clear the serial interface register
- ⑧ Set the address (00)_H to the Column Address Counter
- ⑨ Set the page "0" to the Page Address Register
- ⑩ Select the D₃ of the Output Assignment Register to "0"
- ⑪ Set the EVR register to (00)_H

The $\overline{\text{RES}}$ terminal connect to the Reset terminal of MPU to reset at same time as shown in "MPU Interface Example". The reset signal require over than 10us $\overline{\text{RES}}$ ="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of RES signal, the normal operation is starting.

In case of the internal power supply(Step up) circuits do not use, the RES terminal must be "L" when external power supply turn on. $\overline{\text{RES}}$ ="L" input reset internal register and set above default, but oscillation circuits and output terminals like as D₀ through D₇ are no influence.

No initialization by $\overline{\text{RES}}$ when power turns on, will make Hung up condition, therefore please initialize by the $\overline{\text{RES}}$ when power turns on. By the reset Instruction performs only ⑧ through ⑪ mentioned in above.

The noise into the $\overline{\text{RES}}$ terminal should be cared when of the application design to avoid the error function.

(1-8) LCD Driving

(a) LCD Driving Circuits

NJU6575A incorporates 167 LCD Drivers like as 134 Segment drivers, 32 Common drivers and 1 Icon common driver. 32 Common drivers incorporate the shift register which scanning the common display signal. The combination among the Display data, COM scan signal and FR signal define the LCD driving output voltage. The output wave form is mentioned in the Fig. 7.

(b) Display Data Latch Circuits

Display Data Latch stores 134-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver. The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

(c) Line Counter and Latch signal of Latch Circuits

The clock for Line Counter and latch signal for the Latch Circuits are generated from display clock(CL). The line address is renewed by synchronizing with display clock and 134 bits display data are latched into display latch circuits synchronizing with display clock then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

(d) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR (refer to Fig.2). The Frame Signal FR has a function to generate the two frame alternative driving method waveform for the LCD panel.

(e) Common Timing Generation

The common timing is generated by display clock CL (refer to Fig.2).




Fig. 2 Waveform of Display Timing

(f) Oscillation Circuits

The Oscillation Circuits which incorporates the oscillating resistance R and capacitor C, is a low power CR oscillator and it is used as display timing signal source and the clock for step up circuits for LCD driving. The oscillation circuits output frequency is divided by 4 which is used as display clock CL.

(g) Power Supply Circuits

Internal Power Supply Circuits generate the High voltage and Bias voltage which required by the LCD. The power Supply Circuits consist of Step up(Tripler or Doubler) Circuits, Regulation Circuits, and Voltage Follower. Though the internal Power Supply designed for small size LCD panel, therefore it will not use for the large size LCD panel application. If the contrast is no good in those application, please use external power supply supplied more high current.

The suitable values of the capacitors connecting to the V1 to V5 terminals, the step up circuit and the feedback resistors for V5 operational amplifier depend on the LCD panel. And the power consumption in the LCD panel is changeable with the display pattern. Therefore a trial with actual module should be practiced.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the step up circuits, regulation circuits, voltage follower circuits are off. In this time, the bias voltage of V₁, V₂, V₃, V₄, and V₅ for the LCD supply from outside, terminals C1⁺, C1⁻, C2⁺, C2⁻, and VR are open. The status of internal power supply can select by T₁ and T₂ terminal. The external power supply can be used together with some of internal power supply function.

Table 3.

(*:Don't Care)


T ₁	T ₂	Step up	Voltage Adj.	Buffer (V/F)	Ext. Pow Supply	C1+,C1-,C2+,C2-	VR Term.
L	*	○	○	○	-		
H	L	×	○	○	V _{OUT}	OPEN	
H	H	×	×	○	V ₅ , V _{OUT}	OPEN	OPEN

When (T₁, T₂)=(H, L), the terminal for step up circuits of C1⁺, C1⁻, C2⁺, C2⁻ are open due to the step up circuits doesn't work and supply the LCD driving voltage to the V_{OUT} terminal from outside.

And in case of (T₁, T₂)=(H, H), terminals for step up circuits and VR are open, and supply the LCD driving voltage from outside due to the Step up circuits and Voltage adjust circuits are stop its operation.


○ Examples for application circuits of the internal Power Supply

(1) None of the internal power supply functions.




(2) All of the internal power supply functions.
(Step up, Voltage Adj., Buffer(V/F))

(T1, T2) = (L, *) *: Don't care.




(3) Some of the internal power supply functions.
(Voltage Adjust., Buffer(V/F))

(T1, T2) = (H, L)



(4) Some of the internal power supply functions.
(Buffer(V/F))

(T1, T2) = (H, H)



* ⊗ : These switches should be open during the power save mode.

(2) Instruction

The NJU6575A distinguish the signal on the data bus by combination of $A0$, \overline{RD} and \overline{WR} . Normally, the busy check is not required as the NJU6575A is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock. In case of serial interface, the data input as MSB first serially.

The Table. 4 shows the instruction codes of the NJU6575A.

Table 4. Instruction Code

Instruction	Code											Description
	A0	\overline{RD}	\overline{WR}	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
(1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD Display ON/OFF 0:OFF 1:ON
(2) Page Address Set	0	1	0	1	0	1	1	*	Page Address			Set the page of DD RAM to the Page Add. Register
(3) Column Address Set High Order 4bit	0	1	0	0	0	0	1	High Order Column Add.				Set the Higher order 4 bits Column Address to the Reg.
(4) Column Address Set Lower Order 4bit	0	1	0	0	0	0	0	Lower order Column Add.				Set the Lower order 4 bits Column Address to the Reg.
(5) Status Read	0	0	1	Status				0	0	0	0	Read out the internal Status
(6) Write Display Data	1	1	0	Write Data								Write the data into the Display Data RAM
(7) Read Display Data	1	0	1	Read Data								Read the Data from the Display Data RAM
(8) ADC Select	0	1	0	1	0	1	0	0	0	0	0	Set the DD RAM vs Segment 0:Normal 1:Inverse
(9) Normal or Inverse of On/Off Set	0	1	0	1	0	1	0	0	1	1	0	Inverse the On and Off Display 0:Normal 1:Inverse
(10) Whole Display On /Normal Display	0	1	0	1	0	1	0	0	1	0	0	Whole Display Turns On 0:Normal 1:Whole Disp. On
(11) Icon Display	0	1	0	1	0	1	0	1	0	1	0	Set the Duty Ratio 0:No Icon 1:With Icon
(12) Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the Column Add. Register when writing but no-change when reading
(13) End	0	1	0	1	1	1	0	1	1	1	0	Release from the Read Modify Write Mode
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
(15) Output Assignment Register Set	0	1	0	1	1	0	0	A ₃	*	*	*	Set the scanning order of common drivers to the Register
(16) Internal Power Supply On/Off	0	1	0	0	0	1	0	0	1	0	0	0:Int. Power Supply Off 1:Int. Power Supply On
(17) LCD Driving Voltage Set	0	1	0	1	1	1	0	1	1	0	1	Set LCD Driving Voltage after the internal(external) power supply is turned on
(18) EVR Register Set	0	1	0	1	0	0	0	Setting Data				Set the V _s output level to the EVR register
(19) Power Save (Dual Command)	0	1	0	1	0	1	0	1	1	1	0	Set the Power save Mode
	0	1	0	1	0	1	0	0	1	0	1	

(*:Don't Care)



(3) Explanation of Instruction Code

(a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

A0	RD	R/W WR	D ₇							D ₀
0	1	0	1	0	1	0	1	1	1	D

D 0: Display Off

1: Display On

(b) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected. The access in the Display Data RAM is available by setting the page and column address(Refer the Fig. 1.). The display is no influence by changing the page addressed. Page 4 is a Icon display data area which available only for the D₀.

A0	RD	R/W WR	D ₇							D ₀
0	1	0	1	0	1	1	*	A ₂	A ₁	A ₀

(*:Don't Care)

A ₂	A ₁	A ₀	Page
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4



(c) Column Address

When MPU access the Display Data RAM, page address set(refer(b) in front page) and column address set are required before the data writing. The column address set performs twice address setting of higher order 4 bits and lower order 4 bits. When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting.

After writing 1page data ,page address setting is required due to page address doesn't increase automatically.

The increment of the column address is stopped by the address of (A0)_H automatically, or the page address is no change even if the column address increase to (A0)_H and stop. In this time the page address is no change.

	A0	\overline{RD}	R/W WR	D ₇				D ₀			
Higher Order	0	1	0	0	0	0	1	A7	A6	A5	A4
Lower Order	0	1	0	0	0	0	0	A3	A2	A1	A0
	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Column Address		
	0	0	0	0	0	0	0	0	0		
	0	0	0	0	0	0	0	1	1		
		
	1	0	1	0	0	0	0	0	A0		

(d) Status Read

This instruction read out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

A0	\overline{RD}	R/W WR	D ₇				D ₀			
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY : BUSY=1 indicate the operating or the Reset cycle.

The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column(segment) address and segment driver.

0 : Counterclockwise Output(Inverse) Column Address 133-n \leftrightarrow Segment Driver n

1 : Clockwise Output (Normal) Column Address n \leftrightarrow Segment Driver n

(Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF : Indicate the whole display On/Off status.

0 : Whole Display "On"

1 : Whole Display "Off"

(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initialization period by \overline{RES} signal or reset instruction.

0 : —

1 : Initialization Period

(e) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM. The column address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without any address setting after the start address setting.

		R/W									
A0	RD	WR		D ₇							D ₀
1	1	0		WRITE DATA							

(f) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. The column address increase "1" automatically when reading, therefore, the MPU can read the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read is required after column address set as explain in "(5-5) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data can not be readout.

		R/W									
A0	RD	WR		D ₇							D ₀
1	0	1		READ DATA							

(g) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

		R/W									
A0	RD	WR		D ₇							D ₀
0	1	0		1	0	1	0	0	0	0	D

D 0: Clockwise Output (Normal)

1: Counterclockwise Output (Inverse)

(h) Normal or Inverse On/Off Set

This instruction set the normal or inverse turn on and turn off for whole display. The contents of Display Data RAM is no changed by this instruction execution.

		R/W									
A0	RD	WR		D ₇							D ₀
0	1	0		1	0	1	0	0	1	1	D

D 0: Normal RAM data "1" correspond to "On"

1: Inverse RAM data "0" correspond to "On"

(i) Whole Display On

This instruction executes the all pixel terns on regardless the contents of the Display Data RAM. In this time, the contents of Display Data RAM is no change and is kept. This instruction takes over precedence over the "Normal or Inverse On/Off Set Instruction".

		R/W									
A0	RD	WR		D ₇							D ₀
0	1	0		1	0	1	0	0	1	0	D

D 0: Normal Display

1: Whole Display turns on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits put on the power save mode(refer to the (s) Power Save) .

(j) Icon Display

This instruction set the 1/33 duty for the Icon Display. The COM1 terminal operate as COM₃₂ and output the icon display data stored in D₀ of Display Data RAM page 4 (refer to the Fig. 1).

A0	RD	WR	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	0	1	0	1	0	1	D

D 0: 1/32 Duty
1: 1/33 Duty


(k) Read Modify Write

This instruction set the Read Modify Write Mode which performs the column address increment. During the Read Modify Mode, the column address increase "1" automatically when the Display Data Write Instruction is executed, but the address is no change when the Display Data Read Instruction is executed. This status is continued during End instruction execution. When the End instruction is entered the column address back to the address where the Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.

A0	RD	WR	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	1	1	0	0	0	0	0


Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.

(l) Sequence of inverse display



(m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.



(n) Reset

This instruction executes the following initialization.

Initialization

- ① Set the Address (00)_H to the Column Address Counter.
- ② Set the page "0" to the Page Address Register.
- ③ Select the D3 of the Output Assignment Register to "0".
- ④ Set 0 to the EVR Register to (00)_H.

In this time, there are no influence to the Display Data RAM.

A0	RD	WR	D ₇					D ₀		
0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the RES terminal must be required for the initialization when the power turns on. Substitution of Reset Instruction for the reset signal input to the RES terminal is not allowed.

5

(o) Output Assignment Register

This instruction sets the common driver scanning order.

A0	RD	WR	D ₇					D ₀		
0	1	0	1	1	0	0	A3	*	*	*

(*:Don't Care)

A3: Set the scanning order.(Refer to 1-6)

(p) Internal Power Supply

This instruction set the internal Power Supply On/Off. Step up circuits, Voltage Regulator and Voltage Follower are activated when set the On. To operate the step up circuits, the operation of oscillation circuits is required.

A0	RD	WR	D ₇					D ₀		
0	1	0	0	0	1	0	0	1	0	D

D 0: Internal Power Supply Off

1: Internal Power Supply On

The internal Power Supply must be Off when external power supply using.

(q) LCD Driving Voltage Set

This instruction sets LCD driving voltage V1 to V4 and output LCD driving waveform through the COM/SEG terminals.

A0	RD	R/W	WR	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	1	1	0	1	1	0	1	1


NJU6575A contains operational amplifiers for LCD bias voltage V1 to V4. These amplifiers current are reduced in order to realize low power consumption. Because of this reduction, LCD driving voltage V1 to V4 might be unstable just after the internal power supply is turned on. LCD Driving Voltage Set instruction is prepared for this unstableness.

● LCD driving power supply ON/OFF sequences


The following sequences are required when the power supply is tuned on/of.

When the power supply is tuned on again after the turn off (by the power save instruction), the power save release sequence mentioned in (s) is required.

Turn ON sequence




Turn OFF sequence



*1 This instruction is required in both cases of the internal and external power supply.

Until "LCD driving voltage Set" execution, NJU6575A operating current is higher than usual state and all COM/ SEG terminals output V_{DD} level continuously except LCD driving waveform.

*2 The wait time depends on the C₃ to C₇, C_{OUT} capacitors((4) (d)Fig.4), V_{DD} and V_{LCD} voltage. Therefore a test on actual module should be practiced. Refer to the following graph.



(r) EVR Register Set

This instruction set the LCD Display contrast which is controlled by the voltage adjust circuits. When this instruction execute, the internal Electrical Variable Resistor(EVR) to change the V_s output voltage, generate one voltage from 16 voltage state. The range of V_s output level can be adjusted by the external resistance. For more detail, please refer to the "(4)(b) Voltage Adjust Circuits".

A0		RD		R/W		D7		D0			
				WR							
0	1	0	1	0	0	0	0	A3	A2	A1	A0

A3	A2	A1	A0	V_{LCD}
0	0	0	0	Low
		:		:
		:		:
1	1	1	1	High

$$V_{LCD} = V_{DD} - V_s$$

When EVR doesn't use, set the EVR register to (0,0,0,0).

(s) Power Save(Dual Command)


When both of Display Off and Whole Display On are executed, the internal circuits put on the power save mode and the operating current is reduced as same as stand by current.

The internal status in the Power Save Mode is as follows;


- ① Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- ② Stop the LCD driving. Segment and Common drivers output V_{DD} level.
- ③ Keeping the display data and operating mode as before the power save mode.
- ④ All of LCD driving bias voltage fixed to the V_{DD} level.

The power save and its release should be performed according to the following sequences.

Power Save Sequence



Power Save Release Sequence





- *1 Power save mode requires dual-instruction. After the second instruction" whole Display ON", the power save mode starts.
- *2 In the power save release sequence, the Display ON instruction should be performed after the Normal Display instruction. The power save mode is released after the Normal Display instruction.
- *3 Until "LCD driving voltage set" execution, NJU6575A operating current is higher than usual state and all COM/SEG terminals output V_{DD} level continuously except the LCD driving waveform.
- *4 In case of external bleeder resistors, cut current on these resistors electrically and fix them to V_{DD} or float them before the power save mode or at the same time. At this time V_{OUT} terminal should be floated or connected to the lowest voltage level of the system.
- *5 In case of the external power supply, it should be turned off before the power save mode or at the same time, and V_{OUT} terminal should be floated or connected to the lowest voltage of the system.



(4) Internal Power Supply

(a) Voltage tripler

Three times negative voltage (V_{DD} common) of the voltage $V_{DD} - V_{SS}$ is output from V_{OUT} terminal when connecting three capacitor between $C1^+$ and $C1^-$, $C2^+$ and $C2^-$, V_{SS} and V_{OUT} . In case of the voltage doubler operation, connect the two capacitor between $C2^+$ and $C2^-$, V_{SS} and V_{OUT} , then connect the $C1^+$ and $C2^+$ terminals. Step up circuits like as Voltage Tripler or Doubler using a oscillation circuits output as its clock signal, therefore, the oscillation circuits operation is required when step up operation. The voltage relation regarding the step up circuits is shown in below. When voltage tripler operation, the operation voltage V_{DD} should be less than 4.5V.



(b) Voltage Adjust Circuits

The step up voltage of V_{OUT} output from V_S through the voltage adjust circuits. The output voltage of V_S is adjusted by changing the R_a and R_b within the range of $|V_S| < |V_{OUT}|$. The output voltage can be calculated by the following formula.

$$V_{LCD} = V_{DD} - V_S = (1 + R_b/R_a) \cdot V_{REG} \quad \text{..... ①}$$




Fig. 3

V_{REG} is a standard voltage produced from built-in bleeder resistance. And V_{REG} is possible to be fine-adjusted by EVR functions mentioned in (c).

In order to adjust the output voltage from V_S , connect the variable resistance among VR , V_{DD} and V_S as shown in Fig. 3. When fine tuning for V_S is needed, combine with the fixed resistance of $R1$, $R3$ and variable resistance of $R2$ is recommended as shown in Fig. 3.

[Design example for $R1$, $R2$ and $R3$ / Reference]

- $R1 + R2 + R3 = 5M \Omega$ (Determined by the current flow between $V_{DD} - V_S$)
- Variable voltage range by the $R2$. $-3V \sim -4.5V$ ($V_{LCD} = V_{DD} - V_S \rightarrow 6.0V \sim 7.5V$)
(Determined by the LCD electrical characteristics)
- $R1$, $R2$ and $R3$ are calculated by above conditions and the formula of ① to mentioned below;
 $R1 = 2.0M \Omega$, $R2 = 0.5M \Omega$, $R3 = 2.5M \Omega$

* If the power supply voltage between V_{DD} and V_{SS} changes, V_S changes too. Therefore the power supply voltage should be stabilized in order not to change V_S .

(c) Contrast Adjustment by using the EVR function

To use EVR function, the LCD driving voltage of V_s which controls LCD display contrast can adjust by the instruction. The EVR function is executed to set the 4 bits data into the EVR resistor and determine the one output voltage status out of 16 prefixed voltage status as the following table.

When execute the EVR function, set the T_1 and T_2 except the "H, H" and execute the Internal Power Supply On instruction.

EVR register		$V_{REG}[V]$	V_{LCD}
(00) _H	(0, 0, 0, 0)	$(135/150) \cdot (V_{DD} - V_{SS})$	Low
(01) _H	(0, 0, 0, 1)	$(136/150) \cdot (V_{DD} - V_{SS})$	
(02) _H	(0, 0, 1, 0)	$(137/150) \cdot (V_{DD} - V_{SS})$	
⋮	⋮	⋮	⋮
(0D) _H	(1, 1, 0, 1)	$(148/150) \cdot (V_{DD} - V_{SS})$	High
(0E) _H	(1, 1, 1, 0)	$(149/150) \cdot (V_{DD} - V_{SS})$	
(0F) _H	(1, 1, 1, 1)	$(150/150) \cdot (V_{DD} - V_{SS})$	

● Adjustable range of the LCD driving voltage when EVR function using

The adjustable range is decided by the values of the resistances R_a, R_b and the power supply voltage.

[Design example for the adjustable range / Reference]

- Condition $V_{DD} = 3.0V, V_{SS} = 0V$

$R_a = 1M\ \Omega, R_b = 1M\ \Omega$ ($R_a:R_b = 1:1$)

The adjustable range and the step voltage are calculated as follows in the above condition.

In case of setting (00)_H in the EVR register,

$$\begin{aligned}
 V_{LCD} &= ((R_a + R_b) / R_a) \cdot V_{REG} \\
 &= (2/1) \cdot [(135/150) \cdot 3.0] \\
 &= 5.4V
 \end{aligned}$$

In case of setting (0F)_H in the EVR register,

$$\begin{aligned}
 V_{LCD} &= ((R_a + R_b) / R_a) \cdot V_{REG} \\
 &= (2/1) \cdot [(150/150) \cdot 3.0] \\
 &= 6.0V
 \end{aligned}$$


	Min. (00) _H	Max. (0F) _H
Adjustable Range	5.4	6.0 [V]
Step Voltage	40	[mV]

*) The V_{LCD} operating temperature. Please refer to the following graphs.

(condition) $V_{DD} = 3V$

$R_a = 1M\Omega$, $R_b = 1M\Omega$ ($R_a : R_b = 1:1$)

Voltage tripler





(d) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of V_1, V_2, V_3, V_4 are generated internally to divide the V_5 voltage by the bleeder resistance. And its supply to the LCD driving circuits after convert the impedance.

As shown in Fig. 4, Five capacitors are required for each LCD driving voltage terminal as a voltage stabilizing. And the value of capacitors C3, C4, C5, C6 and C7 determine by combine with the actual LCD panel.

Using the internal Power Supply

Using the external Power Supply



Reference set up value

$VLCD = VDD - V5 \approx 6 \sim 7.5V$

Item	Value
COUT	4.7 ~ 10 μF
C1, C2	4.7 ~ 10 μF
C3 to C7	0.1 ~ 0.47 μF
R1	2.0M Ω
R2	0.5M Ω
R3	2.5M Ω

Fig. 4

*1 Short wiring or sealed wiring is required for the VR terminal due to the high impedance of VR terminal.

*2 Following connection of VOUT is required when external power supply using.

When $V_{SS} > V_5$ — $V_{OUT} = V_5$

When $V_{SS} \leq V_5$ — $V_{OUT} = V_{SS}$



(5) MPU Interface

(5-1) Interface type selection

NJU6575A can interface by using both of 8 bit bilateral data bus (D_7 to D_0) or serial interface (SI). The 8 bit parallel or serial interface is determined the P/S terminal connected to "H" or "L" level as shown in Table 5. In case of the serial interface, status and RAM data read out is impossible.

Table 5

P/S	Type	\overline{CS}	A0	\overline{RD}	\overline{WR}	C86	SI	SCL	$D_0 \sim D_7$
H	Parallel	\overline{CS}	A0	\overline{RD}	\overline{WR}	C86	-	-	$D_0 \sim D_7$
L	Serial	\overline{CS}	A0	-	-	-	SI	SCL	-

(5-2) Parallel Interface

The NJU6575A can interface both of 68 or 80 type MPU directly by setting the parallel interface (P/S="H") and "H" or "L" of the C86 terminal as shown in table 6.

Table 6

C86	Type	\overline{CS}	A0	\overline{RD}	\overline{WR}	$D_0 \sim D_7$
H	68 type MPU	\overline{CS}	A0	E	R/W	$D_0 \sim D_7$
L	80 type MPU	\overline{CS}	A0	\overline{RD}	\overline{WR}	$D_0 \sim D_7$

(5-3) Discrimination of Data Bus Signal

The NJU6575A discriminate the signal on the data bus by the combination of A0, E, R/W, and (\overline{RD} , \overline{WR}) signals as shown in Table 7.

Table 7

Common	68 type	80 type		Function
A0	R/W	\overline{RD}	\overline{WR}	
1	1	0	1	Read Display Data
1	0	1	0	Write Display Data
0	1	0	1	Status Read
0	0	1	0	Write into the Register(Instruction)

(5-4) Serial Interface.(P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminals set to \overline{CS} ="L" and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition in no chip selection period. The data input from SI terminal is MSB first like as the order of D_7, D_6, \dots, D_0 , and the data is entered into the shift register synchronized at the rise edge of the serial clock SCL. The data in the shift register are converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction for the serial input data is executed by the A0 input which take into the LSI at the 8th serial clock rise edge, or, A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or \overline{CS} terminal becomes "H" in spite of the data less than 8 bits, NJU6575A recognizes wrong data as a instruction data. Therefore 8bits data is required for the input data. The time chart for the serial interface is shown in Fig. 5. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface.




Fig. 5


(5-5) Access to the Display Data RAM and Internal Register.

The NJU6575A is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register. For example, when the MPU read out the data from the Display Data RAM, the data read out in the data read cycle(dummy read) is held in the bus-holder at once then read out from the bus-holder to the system bus at next data read cycle. And when write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.

Therefore high speed data transmission between MPU and NJU6575A is available because of the limitation of access time of NJU6575A locking from MPU is just determined by the cycle time only which ignored the access time of t_{ACC} and t_{DS} of Display Data RAM. If the cycle time can not be kept in the MPU operation, NOP operation cycle which equivalent to the waiting operation is useful.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 6.

● Write Operation



● Read Operation




Fig.6

(5-6) Chip Select

CS is Chip Select terminal. The Chip Select is executed by the setting of $\overline{CS} = "L"$. Only the select mode, the interface with MPU is available. In the non select period, the D_0 to D_7 are high impedance and A_0 , \overline{RD} , \overline{WR} , \overline{SI} and \overline{SCL} input are put on the disable state. If the serial interface is selected in the non select period, the shift register and counter are reset. The reset input is regardless with the condition of \overline{CS} .

ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V _{DD}	- 0.3 ~ + 7.0 - 0.3 ~ + 4.5 (used Tripler)	V
Supply Voltage (2)	V _S	V _{DD} -13.5 ~ V _{DD} +0.3	V
Supply Voltage (3)	V ₁ ~V ₄	V _S ~ V _{DD} +0.3	V
Input Voltage	V _{IN}	- 0.3 ~ V _{DD} +0.3	V
Operating Temperature	T _{opr}	- 30 ~ + 80	°C
Storage Temperature	T _{stg}	- 55 ~ + 125 (Chip) - 55 ~ + 100 (TCP)	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as V_{SS} = 0 V.

Note 3) The relation : V_{DD} ≥ V₁ ≥ V₂ ≥ V₃ ≥ V₄ ≥ V_S ; V_{DD} > V_{SS} ≥ V_{OUT} must be maintained.

Note 4) Decoupling capacitor should be connected between V_{DD} and V_{SS} due to the stabilized operation for the voltage converter.

ELECTRICAL CHARACTERISTICS (1)

(V_{DD}=5V±10%, V_{SS}=0V, Ta=-20~+75°C)

PARAMETER		SYMBOL	CONDITIONS		MIN	TYP	MAX	UNIT	Note
Operating Voltage(1)	Recommend	V _{DD}			4.5	5.0	5.5	V	5
	Available				2.4		5.5		
Operating Voltage(2)	Recommend	V _S			V _{DD} -13.5		V _{DD} -3.5	V	
	Available				V _{DD} -13.5				
	Available	V ₁ , V ₂	V _{LCD} =V _{DD} -V _S		V _{DD} -0.6xV _{LCD}		V _{DD}		
	Available	V ₃ , V ₄			V _S		V _{DD} -0.4xV _{LCD}		
Input Voltage	1	V _{IHC1}	DO, D1...D7, AO, CS, RES, RD, WR, C86, SI, SCL, P/S Terminals	V _{DD} =2.7V	0.7xV _{DD}		V _{DD}	V	
		V _{IHC2}			0.8xV _{DD}		V _{DD}		
	2	V _{ILC1}	V _{DD} =2.7V	V _{SS}		0.3xV _{DD}			
		V _{ILC2}		V _{SS}		0.2xV _{DD}			
Output Voltage	1	V _{OHC11}	DO, D1...D7, Terminals	I _{OH} =-1mA	0.8xV _{DD}		V _{DD}	V	
		V _{OHC12}		I _{OH} =-0.5mA V _{DD} =2.7V	0.8xV _{DD}		V _{DD}		
	2	V _{OLC11}	DO, D1...D7, Terminals	I _{OL} =1mA	V _{SS}		0.2xV _{DD}		
		V _{OLC12}		I _{OL} =0.5mA V _{DD} =2.7V	V _{SS}		0.2xV _{DD}		
Input Leakage Current		I _{LI}	All input terminals		-1.0		1.0	uA	6
		I _{LO}	All I/O term. (DO...D7)		-3.0		3.0		
Driver On-resistance		R _{ON1}	Ta=25°C	V _{LCD} =13.5V		2.0	3.0	kΩ	7
		R _{ON2}		V _{LCD} =8.0V		3.0	4.5		
Stand-by Current		I _{DDQ}	during Power save Mode			0.05	5.0	uA	
Operating Current		I _{DD12}	Display V _{LCD} =8.0V			28	45	uA	8
		I _{DD14}		V _{DD} =2.7V		16	25		
		I _{DD21}	Accessing fcyc=200KHz			350	500	uA	9
		I _{DD22}		V _{DD} =2.7V		170	240		

ELECTRICAL CHARACTERISTICS (2)

PARAMETER		SYMBOL	C O N D I T I O N S		MIN	TYP	MAX	UNIT	Note
Input Terminal Capacitance		C _{IN}	AO, CS, RES, RD, WR, C86, SI, SCL, P/S, 11, 12, D0... D7 Ta=25°C			10		pF	
Oscillation Frequency		fosc	Ta=25°C	V _{DD} =5.0V	9	11	13	kHz	
				V _{DD} =2.7V	8	9.75	11.5		
Voltage Tripler	Input Voltage	V _{DD1}	V _{DD} -V _{SS}		2.4		5.5	V	10
		V _{DD2}	V _{DD} -V _{SS} , used Tripler		2.4		4.5		
	Output Volt.	V _{OUT}	V _{SS} -V _{LCD} , used Tripler		-9.0			V	
	On-resistance	R _{TRI}	V _{DD} =3V; C=4.7uF used tripler			600	1000	Ω	
	Adjustment range of LCD Driving Volt	V _{OUT}	Tripler Circuit "OFF"		V _{DD} -13.5		V _{DD} -5.0	V	11
	Voltage Follower	V ₅	Voltage Adjustment Circuit "OFF"		V _{DD} -13.5		V _{DD} -5.0	V	
	Operating Current	I _{OUT1}	V _{DD} =4.5V, V _{LCD} =8V COM/SEG Terminals Open			58	TBD	uA	
		I _{OUT2}	No Access Display			22	TBD		
I _{OUT3}		Checked pattern			21	TBD			
Voltage Reg.		V _{REG}	V _{DD} =3.0V, Ta=25°C				3	%	13

Note 5) NJU6575A can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.

Note 6) Apply to the High-impedance state of the D₀ to D₇ terminals.

Note 7) R_{ON} is the resistance values between power supply terminals(V₁, V₂, V₃, V₄) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).

Note 8,9,12) Apply to current after "LCD Driving Voltage Set".

Note 8) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.

Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as I_{DDIX}.

Note 10) Supply voltage (V_{DD}) range for internal Voltage Tripler operation.

Note 11) LCD driving voltage V₅ can be adjusted within the voltage follower operating range.




Note 12) Each operating current of voltage supply circuits block is specified under below table conditions.

SYMBOL	Status		Operating Condition				External Voltage Supply (Input Terminal)
	T ₁	T ₂	Internal Oscillator	Voltage Tripler	Voltage Adjustment	Voltage Follower	
I_{OUT1}	L	*	Validity	Validity	Validity	Validity	Unuse
I_{OUT2}	H	L	Validity	Invalidity	Validity	Validity	Use (V _{OUT})
I_{OUT3}	H	H	Validity	Invalidity	Invalidity	Validity	Use (V _{OUT} , V ₅)

* = Don't Care

Note 13) Apply to the precision of the voltage between V_{DD} and V₅ with EVR function.

MEASUREMENT BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS (3)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	t_R	$\overline{\text{RES}}$ Terminal	1.0			us	14
Reset "L" Level Pulse Width	t_{RW}	$\overline{\text{RES}}$ Terminal	10			us	15

Note 14) Specified from the rising edge of $\overline{\text{RES}}$ to finish the internal circuit reset.

Note 15) Specified minimum pulse width of RES signal. Over than t_{RW} "L" input should be required for correct reset operation.

BUS TIMING CHARACTERISTICS

- Read/Write operation sequence (80 Type MPU)


 $(V_{DD}=5.0V \pm 10\%, T_a=-20 \sim 75^\circ C)$

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold Time	A0, \overline{CS}	t_{AHB}	10		$CL=100pF$	ns
Address Set Up Time	Terminals	t_{AWB}	10			
System Cycle Time		t_{CYCB}	180			
Control Pulse Width	\overline{WR} , "L"	$t_{CCL}(W)$	25			
	\overline{RD} , "L"	$t_{CCL}(R)$	80			
	"H"	t_{CCH}	70			
Data Set Up Time	$D_0 \sim D_7$ Terminals	t_{DSB}	60			
Data Hold Time		t_{DHB}	10			
RD Access Time		t_{ACCB}		70		
Output Disable Time		t_{OHB}	0	30		
Rise Time, Fall Time	\overline{CS} , \overline{WR} , \overline{RD} , $D_0 \sim D_7$ Terminals	t_r, t_f		15		


 $(V_{DD}=2.7V \sim 4.5V, T_a=-20 \sim 75^\circ C)$

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold Time	A0, \overline{CS}	t_{AHB}	25		$CL=100pF$	ns
Address Set Up Time	Terminals	t_{AWB}	25			
System Cycle Time		t_{CYCB}	450			
Control Pulse Width	\overline{WR} , "L"	$t_{CCL}(W)$	50			
	\overline{RD} , "L"	$t_{CCL}(R)$	200			
	"H"	t_{CCH}	220			
Data Set Up Time	$D_0 \sim D_7$ Terminals	t_{DSB}	120			
Data Hold Time		t_{DHB}	35			
RD Access Time		t_{ACCB}		140		
Output Disable Time		t_{OHB}	0	35		
Rise Time, Fall Time	\overline{CS} , \overline{WR} , \overline{RD} , $D_0 \sim D_7$ Terminals	t_r, t_f		15		

Note 15) Rise time(t_r) and fall time(t_f) of input signal should be less than 15ns.

Note 16) Each timing is specified based on $0.2 \times V_{DD}$ and $0.8 \times V_{DD}$.

• Read/Write operation sequence (68 Type MPU)


 $(V_{DD}=5.0V \pm 10\%, T_a=-20 \sim 75^\circ C)$

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold Time	A0, \overline{CS} , R/W Terminals	t_{AH0}	10		$C_L=100pF$	ns
Address Set Up Time		t_{AW0}	10			
System Cycle Time		t_{cycs}	180			
Enable	E Terminal	t_{EW}	100			
Pulse Width			25			
Data Set Up Time	D ₀ ~D ₇ Terminals	t_{DS0}	60			
Data Hold Time		t_{DH0}	20			
Access Time		t_{ACC0}		70		
Output Disable Time		t_{OH0}	0	25		
Rise Time, Fall Time	A0, \overline{CS} , R/W, E, D ₀ ~D ₇ Terminals	t_r, t_f		15		

 $(V_{DD}=2.7V \sim 4.5V, T_a=-20 \sim 75^\circ C)$

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold Time	A0, \overline{CS} , R/W Terminals	t_{AH0}	25		$C_L=100pF$	ns
Address Set Up Time		t_{AW0}	25			
System Cycle Time		t_{cycs}	450			
Enable	E Terminal	t_{EW}	200			
Pulse Width			50			
Data Set Up Time	D ₀ ~D ₇ Terminals	t_{DS0}	120			
Data Hold Time		t_{DH0}	40			
Access Time		t_{ACC0}		140		
Output Disable Time		t_{OH0}	0	45		
Rise Time, Fall Time	A0, \overline{CS} , R/W, E, D ₀ ~D ₇ Terminals	t_r, t_f		15		


Note 17) t_{cycs} indicates the E signal cycle during the CS activation period. The System Cycle Time must be required after CS becomes active.

Note 18) Rise time(t_r) and fall time(t_f) of input signal should be less than 15ns.

Note 19) Each timing is specified based on $0.2 \times V_{DD}$ and $0.8 \times V_{DD}$.



- Write operation sequence (Serial Interface)


 $(V_{DD}=5.0V \pm 10\%, T_a=-20 \sim 75^{\circ}C)$

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock cycle	SCL Terminal	t_{SCYC}	500			ns
SCL "H" pulse width		t_{SHW}	150			
SCL "L" pulse width		t_{SLW}	150			
Address Set Up Time	A0 Terminal	t_{SAS}	120			
Address Hold Time		t_{SAH}	200			
Data Set Up Time	SI Terminal	t_{SDS}	120			
Data hold Time		t_{SDH}	50			
CS-SCL Time	\overline{CS} Terminal	t_{CSS}	30			
		t_{CSH}	400			
Rise Time, Fall Time	SCL, A0, \overline{CS} SI, Terminals	t_r, t_f		15		

 $(V_{DD}=2.7V \sim 4.5V, T_a=-20 \sim 75^{\circ}C)$

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock cycle	SCL Terminal	t_{SCYC}	1000			ns
SCL "H" pulse width		t_{SHW}	300			
SCL "L" pulse width		t_{SLW}	300			
Address Set Up Time	A0 Terminal	t_{SAS}	250			
Address Hold Time		t_{SAH}	400			
Data Set Up Time	SI Terminal	t_{SDS}	250			
Data hold Time		t_{SDH}	100			
CS-SCL Time	\overline{CS} Terminal	t_{CSS}	60			
		t_{CSH}	800			
Rise Time, Fall Time	SCL, A0, \overline{CS} SI, Terminals	t_r, t_f		15		

Note 20) Rise time(t_r) and fall time(t_f) of input signal should be less than 15ns.

Note 21) Each timing is specified based on $0.2 \times V_{DD}$ and $0.8 \times V_{DD}$.

5

LCD DRIVING WAVEFORM





Fig. 7

■ APPLICATION CIRCUIT


Microprocessor Interface Example

The NJU6575A can interface with both of 80 type and 68 type MPU by the serial format directly. Therefore minimum wiring for the MPU interface is available.

● 80 Type MPU



● 68 Type MPU



● Serial Interface

