

**PRELIMINARY** 

# BIT MAP LCD DRIVER

#### **■** GENERAL DESCRIPTION

The NJU6575 is a bit map LCD driver to display graphics or characters.

It contains 4,422 bits display data RAM, microprocessor interface circuits, instruction decoder, 134-segment and 33-common (1 out of 33-driver is prepared for icon display) drivers.

The bit image display data is transferred to the display data RAM by serial or 8-bit parallel mode.

33 x 134 dots graphics or 8-character 2-line by 16 x 16 dot character with icon are displayed by NJU6575 itself.

The wide operating voltage like as 2.4V t o 5.5V and low operating current are useful to apply small sized battery operated items.

The rectangle outlook is very applicable to COG or Slim TCP.

#### ■ PACKAGE OUTLINE



NJU6575C

#### ■ FEATURES


- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 4,422 bits
- 167 LCD Drivers 33- common and 134-segment
- Direct Interface with both of 68 and 80 type MPU
- Serial Interface
- Programmable Duty Ratio ; 1/32 or 1/33 Duty
- Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set. Column Address Set, Status Read, All On/Off, Icon Display, Read Modify Write, Common Driver order Assignment and Power Saving.

- Power Supply Circuits for LCD Incorporated Step up Circuits, Regulator, Voltage Follower x 4
- Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.4V ~ 5.5V
- LCD Driving Voltage -- 6.0V ~ 13.5V
- Package Outline --- Chip / Bumped Chip / TCP
- C-MOS Technology



#### **■ PAD LOCATION**



Chip Center

X=0um, Y=0um

Chip Size

X=11.49mm, Y=2.44mm

Chip Thickness 400um ± 30um

**Bump Size** 

50um x 110um

**Bump Height** 

25um TYP.

**Bump Material** 

Au

■ : Four PADs illustrated with this mark

are the alignment marks for COG.



### ■ PAD COORDINATES

Chip Size 11.49mm x 2.44mm(Chip Center X=0um,Y=0um)

	, LD 000	KUINA I ES				onip Size 1	. <del></del>	nip Cente			
N 0.	Termi.	X= μ m	Y= μm	Nο.	Termi.	X= μ m	Y= μm	Νo.	Termi.	X= μm	Y=μm
_1_	<b>V</b> DD	5472	1054	51	<b>V</b> <sub>5</sub>	-4208	1054	101	SEG <sub>17</sub>	-3946	-1055
2	VDD	5392	1054	52	<b>V</b> <sub>5</sub>	-4288	1054	102	SEG <sub>18</sub>	-3866	-1055
3	<b>V</b> DD	5312	1054	53	V4	-4528	1054	103	SEG <sub>19</sub>	-3786	-1055
4	P/S	5232	1054	54	V4	-4608	1054	104	SEG <sub>20</sub>	-3706	-1055
5	C86	5152	1054	55	V <sub>4</sub>	-4688	1054	105	SEG <sub>21</sub>	-3626	-1055
6	Vss	5072	1054	56	V <sub>3</sub>	-4928	1054	106	SEG <sub>22</sub>	-3546	-1055
7	Vss	4992	1054	57	Vз	-5008	1054	107	SEG <sub>23</sub>	-3466	-1055
8	Vss	4912	1054	58	<b>V</b> <sub>3</sub>	-5088	1054	108	SEG <sub>24</sub>	-3386	-1055
9	<b>T</b> <sub>2</sub>	4832	1054	59	<b>V</b> <sub>2</sub>	-5328	1054	109	SEG <sub>25</sub>	-3306	-1055
10	T <sub>1</sub>	4752	1054	60	V <sub>2</sub>	-5408	1054	110	SEG <sub>26</sub>	-3226	-1055
11	OSC 1	4672	1054	61	V <sub>2</sub>	-5488	1054	111	SEG <sub>27</sub>	-3146	-1055
12	SCL	4592	1054	62	<b>V</b> <sub>1</sub>	-5584	862	112	SEG <sub>28</sub>	-3066	-1055
13	SI	4192	1054	63	V <sub>1</sub>	-5584	782	113	SEG <sub>29</sub>	-2986	-1055
14	CS	3792	1054	64	Co	-5584	702	114	SEG <sub>30</sub>	-2906	-1055
15	AO	3392	1054	65	C <sub>1</sub>	-5584	622	115	SEG <sub>3 1</sub>	-2826	-1055
16	WR	2992	1054	66	C <sub>2</sub>	-5584	542	116	SEG32	-2746	-1055
17	RĎ	2592	1054	67	C <sub>3</sub>	-5584	462	117	SEG33	-2666	-1055
18	Dο	2192	1054	68	C <sub>4</sub>	-5584	382	118	SEG <sub>34</sub>	-2586	-1055
19	D <sub>1</sub>	1792	1054	69	C <sub>5</sub>	-5584	302	119	SEG <sub>35</sub>	-2506	-1055
20	D <sub>2</sub>	1392	1054	70	C <sub>6</sub>	-5584	222	120	SEG36	-2426	-1055
21	Dз	992	1054	71	<b>C</b> 7	-5584	142	121	SEG <sub>37</sub>	-2346	-1055
22	D <sub>4</sub>	592	1054	72	C <sub>8</sub>	-5584	62	122	SEG38	-2266	-1055
23	D <sub>5</sub>	192	1054	73	C <sub>9</sub>	-5584	-18	123	SEG39	-2186	-1055
24	D <sub>6</sub>	-208	1054	74	<b>C</b> <sub>1 0</sub>	-5584	-98	124	SEG <sub>40</sub>	-2106	-1055
25	D <sub>7</sub>	-608	1054	75	C <sub>1 1</sub>	-5584	-178	125	SEG <sub>41</sub>	-2026	-1055
26	Vss	-928	1054	76	C12	-5584	-258	126	SEG <sub>42</sub>	-1946	-1055
27	Vss	-1008	1054	77	C13	-5584	-338	127	SEG <sub>43</sub>	-1866	-1055
28	Vss	-1088	1054	78	C <sub>1.4</sub>	-5584	-418	128	SEG <sub>4</sub> 4	-1786	-1055
29	C1 '	-1328	1054	79	C <sub>1.5</sub>	-5584	-498	129	SEG <sub>45</sub>	-1706	-1055
30	C1	-1408	1054	80	NC	-5584	-634	130	SEG <sub>46</sub>	-1626	-1055
31	C1 ·	-1488	1054	81	NC	-5584	-770	131	SEG <sub>47</sub>	-1546	-1055
32	C1	-1728	1054	82	NC	-5584	-906	132	SEG <sub>48</sub>	-1466	-1055
33	C1	-1808	1054	83	NC	-5434	-1055	133	SEG <sub>49</sub>	-1386	-1055
34	C1	-1888	1054	84	SEGo	-5306	-1055	134	SEGso	-1306	-1055
35	C2	-2128	1054	85	SEG.	-5226	-1055	135	SEG <sub>5 1</sub>	-1226	-1055
36	C2	-2208	1054	86	SEG <sub>2</sub>	-5146	-1055	136	SEG <sub>5 2</sub>	-1146	-1055
37	C2	-2288	1054	87	SEG <sub>3</sub>	-5066	-1055	137	SEG <sub>53</sub>	-1066	-1055
38	C2	-2528	1054	88	SEG <sub>4</sub>	-4986	-1055	138	SEG <sub>5.4</sub>	-986	-1055
39	C2	-2608	1054	89	SEG <sub>5</sub>	-4906	-1055	139	SEG <sub>5.5</sub>	-906	-1055
40	C2	-2688	1054	90	SEG <sub>6</sub>	-4826	-1055	140	SEG <sub>6.6</sub>	-826	-1055
41	Vout	-2928	1054	91	SEG <sub>7</sub>	-4746	-1055	141	SEG <sub>5.7</sub>	-746	-1055
42	<b>γ</b> ου τ	-3008	1054	92	SEG <sub>8</sub>	-4666	-1055	142	SEG <sub>5.8</sub>	-666	-1055
43	Vou	-3088	1054	93	SEG <sub>9</sub>	-4586	-1055	143	SEG <sub>59</sub>	-586	-1055
44	VDD	-3328	1054	94	SEG <sub>10</sub>	-4506	-1055	144	SEG <sub>60</sub>	-506	-1055
45	<b>V</b> 00	-3408	1054	95	SEGii	-4426	-1055	145	SEG <sub>6 1</sub>	-426	-1055
46	VDD	-3488	1054	96	SEG <sub>12</sub>	-4346	-1055	146	SEG <sub>62</sub>	-346	-1055
47	VR	-3728	1054	97	SEG <sub>13</sub>	-4266	-1055	147	SEG <sub>63</sub>	-266	-1055
48	VR	-3808	1054	98	SEG <sub>14</sub>	-4186	-1055	148	SEG <sub>64</sub>	-186	-1055
49	VR	-3888	1054	99	SEG <sub>1.5</sub>	-4106	-1055	149	SEG <sub>65</sub>	-106	-1055
50	V <sub>5</sub>	-4128	1054	100	SEG <sub>16</sub>	-4026	-1055	150	SEG <sub>66</sub>	-26	-1055
	- · ·				72410	1020	1000		JLUOO	20	,,,,,,




No.	Terminal	X= μ m	Y= μ m
151	SEG <sub>6</sub> 7	54	-1055
152	SEG <sub>68</sub>	134	-1055
153	SEG <sub>69</sub>	214	-1055
154	SEG <sub>70</sub>	294	-1055
155	SEG 7 1	374	-1055
156	SEG72	454	-1055
157	SEG73	534	-1055
158	SEG74	614	-1055
159	SEG 7 6	694	-1055
160	SEG 7 6	774	-1055
161	SEG 7 7	854	-1055
162	SEG 7 8	934	-1055
163	SEG <sub>7.9</sub>	1014	-1055
164	SEG <sub>80</sub>	1094	-1055
165	SEG <sub>8.1</sub>	1174	-1055
166	SEG <sub>8.2</sub>	1254	-1055
167	SEG <sub>8 3</sub>	1334	-1055
168	SEG <sub>8 4</sub>	1414	-1055
169	SEG <sub>B</sub> 5	1494	-1055
170	SEG <sub>8.6</sub>	1574	-1055
171	SEG <sub>8.7</sub>	1654	-1055
172	SEG <sub>88</sub>	1734	-1055
173	SEG <sub>8.9</sub>	1814	-1055
174	SEG <sub>9</sub> o	1894	-1055
175	SEG <sub>9 1</sub>	1974	-1055
176	SEG <sub>92</sub>	2054	-1055
177	SEG <sub>93</sub>	2134	-1055
178	SEG <sub>94</sub>	2214	-1055
179	SEG <sub>9.5</sub>	2294	-1055
180	SEG <sub>96</sub>	2374	-1055
181	SEG <sub>9.7</sub>	2454	-1055
182	SEG <sub>98</sub>	2534	-1055
183	SEG <sub>9 9</sub>	2614	-1055
184	SEG100	2694	-1055
185	SEG <sub>101</sub>	2774	-1055
186	SEG <sub>102</sub>	2854	-1055
187	SEG <sub>103</sub>	2934	-1055
188	SEG: 04	3014	-1055
189	SEG <sub>105</sub>	3094	-1055
190	SEG <sub>106</sub>	3174	-1055
191	SEG <sub>107</sub>	3254	-1055
192	SEG <sub>108</sub>	3334	-1055
193	SEG <sub>109</sub>	3414	-1055
194	SEG110	3494	-1055
195	SEG111	3574	-1055
196	SEG <sub>112</sub>	3654	-1055
197	SEG 113	3734	-1055
198	SEG: 14	3814	-1055
199	SEG <sub>115</sub>	3894	-1055
	- <b>-</b> 4115	V	1000

No.	Terminal	X= μ m	Y= μm
200	SEG <sub>116</sub>	3974	-1055
201	SEG117	4054	-1055
202	SEG <sub>118</sub>	4134	-1055
203	SEG 1 1 9	4214	-1055
204	SEG <sub>120</sub>	4294	-1055
205	SEG 1 2 1	4374	-1055
206	SEG 1 2 2	4454	-1055
207	SEG <sub>123</sub>	4534	-1055
208	SEG <sub>124</sub>	4614	-1055
209	SEG: 25	4694	-1055
210	SEG <sub>126</sub>	4774	-1055
211	SEG <sub>127</sub>	4854	-1055
212	SEG <sub>128</sub>	4934	-1055
213	SEG129	5014	-1055
214	SEG130	5094	-1055
215	SEG, 31	5174	-1055
216	SEG 1 3 2	5254	-1055
217	SEG <sub>133</sub>	5334	-1055
218	NC	5462	-1055
219	NC	5583	-913
220	NC	5583	-777
221	NC	5583	-641
222	C <sub>3 1</sub>	5583	-505
223	C30	5583	-425
224	C <sub>29</sub>	5583	-345
225	C <sub>28</sub>	5583	-265
226	C <sub>2 7</sub>	5583	-185
227	C <sub>26</sub>	5583	-105
228	C <sub>25</sub>	5583	-25
229	C <sub>2</sub> 4	5583	56
230	C <sub>2 3</sub>	5583	136
231	Czz	5583	216
232	C <sub>2 1</sub>	5583	296
233	C2 0	5583	376
234	C <sub>19</sub>	5583	456
235	C <sub>18</sub>	5583	536
236	C17	5583	616
237	C <sub>16</sub>	5583	696
238	COMI	5583	776
239	RES	5583	856
ALIGNMENT	A1	5592	1080
ALIGNMENT	A2	-5593	1080
ALIGNMENT	B1	-5593	-1061
ALIGNMENT	B2	5592	-1061



### **■ BLOCK DIAGRAM**





### ■ TERMINAL DESCRIPTION

No.	Symbol	I/O	Function								
1,2,3, 44,45,46	<b>V</b> 00	Power	V ▷▷ =+5V. (Less than 4.5V should apply when voltage tripler using.)								
6,7,8 26,27,28	<b>V</b> ss	GND	V ss =0V								
62,63 59,60,61 56,57,58 53,54,55 50,51,52	V <sub>1</sub> V <sub>2</sub> V <sub>3</sub> V <sub>4</sub> V <sub>5</sub>	Power	LCD Driving Voltage Supplying Terminal. If internal voltage tripler does not use, supply each level from outside maintained following relation.  V□□□ ≧ V□ ≧ V□ ≧ V□ ≧ V□ ≧ V□ E V□ When internal power supply is on, internal circuits generated and supply following LCD bias voltage to V□ ∼ V□ terminals.								
			Term. V <sub>1</sub> V <sub>2</sub> V <sub>3</sub> V <sub>4</sub>								
			Volt.   V5+4/5VLCD   V5+3/5VLCD   V5+2/5VLCD   V5+1/5VLCD								
29,30,31 32,33,34 35,36,37 38,39,40	C1 * C1 * C2 * C2 *	0	Step up capacitor connecting terminals.  In case of tripler operation, connect the capacitor between C1 <sup>+</sup> and C1 <sup>-</sup> , C2 <sup>-</sup> and C2 .  In case of doubler operation, connect the capacitor between C2 <sup>+</sup> and C2 <sup>-</sup> , connect C2 <sup>+</sup> to C1 <sup>+</sup> , and C1 <sup>-</sup> should be open.								
41,42,43	<b>V</b> ou 1	0	Step up voltage output terminal. Connect the set up capacitor between this terminal and $v_{\rm ss}$ .								
47,48,49	VR	-	Voltage adjust terminal. V $_{5}$ level is adjusted by external bleeder resistance connect between V $_{\text{DD}}$ and V5 terminal.								
10 9	T 1		LCD bias voltage control terminals.   T 1 T 2 Step up cir. Voltage Adj. V/F Cir.  L ※ Available Available Available  H L Not Avail. Available Available  H H Not Avail. Not Avail. Available								
18 ~ 25	Do~D7	1/0	Tri-state bilateral Data I/O terminal when 8-bit parallel operation.								
15	A0	_	Connect to the Address bus of MPU. The data on the $D_0$ to $D_7$ is distinguished Display data or Instruction by this signal.  A0 H L  Dist. Display Data Instruction								
239	RES	_	Reset terminal. When the RES terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of RES.								
14	cs	1	Chip select terminal. Data Input/Output are available during CS ="L".								
17	RD (E)	1	<when 80="" interface="" mpu="" type="" with=""> RD signal of 80 type MPU input terminal. Active"L". During this signal "L", the data bus becomes as output terminal. <when 68="" interface="" mpu="" type="" with=""> Enable clock of 68 type MPU input terminal. Active "H".</when></when>								



No.	Symbol	1/0	Function								
16	WR (R/W)	1	<when 80="" interface="" mpu="" type="" with=""> Connect the 80 type MPU WR signal. Active "L". The data on the data bus input synchronizing the rise edge of this signal. <when 68="" interface="" mpu="" type="" with=""> Read/write control signal of 68 type MPU input terminal. R/W H L State Read Write</when></when>								
5	C86	1	Select the MPU interface type.  C86 H L Status 68 Type 80 Type								
13	SI	I	Serial data input terminal .								
12	SCL		Serial data clock signal input terminal. SI data input at the rise edge of SCL in successively. It convert to the parallel data at the 8th SCL clock rise edge.								
4	P/S	1	Serial or parallel interface select terminal.    P/S								
11	OSC 1	1	System clock input terminal for Maker testing. This terminal should be open.								



No.	Symbol	I/O	Function										
64 ~ 79 84	C · 6  SEG ·	0	LCD drive output terminals.  Segment output terminals: SEG o to SEG 133  Common output terminals: C o to C 32  Segment output terminal  Segment driving output terminals. The following output voltage is selected by combination of FR and data in the RAM.										
217	~ SEG 1 3 3			RAM			utput Vo		]				
211	JEG 133		 	Data	FR	<u> </u>	ormal	Reverse					
222	C 31			Н	H L		<b>√</b> DD <b>√</b> 5	V 2 V 3					
237	<b>C</b> 16			L H V <sub>2</sub> V <sub>DD</sub>									
				driving o	utput 1	termiı		following ou mmon scann	tput voltage is ing data.				
		İ		Scan da	ıta	FR	Output	Voltage					
				Н	_	H		<b>V</b> 5					
			L V DD V 1										
238	СОМІ	0	Icon common output terminal. Icon common output when Icon Display instruction execution.										
			Icon State	Display		Icor	n Display V ₁ or						

(Terminals 80,81,82,83,218,219,220,221 are NC)



#### Functional Description

#### (1) Description for each blocks

### (1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag output from D 7 terminal when status read instruction is executed.

If enough cycle time over then  $t_{\,\mathrm{CYC}}$  indicated in the bus timing characteristics is kept, no need to check the busy flag and it realized high performance for the MPU.

### (1-2) Line Counter

The Line Counter is reset at the FR signal changing and counts up by synchronizing common signal cycle and generate the line address which addressing the read out line of Display Data RAM.

#### (1-3) Column Address Counter

The column address counter is 8-bit presentable counter which addressing the column address as shown in Fig. 1. This counter increments (+1) up to (A0)  $_{\rm H}$  when the Display Data Read/Write instruction is executed. The count up is stop at (A0)  $_{\rm H}$ , do not count up non existing address of over than (A0)  $_{\rm H}$  by the count lock function. This count lock is released by new column address set. Furthermore, this counter is independent with the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM correspondence to the Segment Driver.

### (1-4) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the data by changing the page, the page address set instruction is required. Page address "4"(D  $_2$  ="H" and D  $_1$  =D  $_0$  ="L") is Icon RAM area, the data only for the D  $_0$  is valid.

### (1-5) Display Data RAM

Display Data RAM consists of 4,422 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). The each bit in the Display Data RAM correspond to the each dot of the LCD panel and control the display by following bit data.

When Normal Display : On="1" , Off="0" When Inverse Display : On="0" , Off="1"

The Display Data RAM output 134 bit parallel data addressed by the line counter, and these data are set into the Display Data Latch.

This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rewriting.

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig. 1.

COM<sub>0</sub>

Page Address

Data

D٥

 $D_1$ 

0

Segment

2

Display Patarn

Fig.1 Correspondence with Display Data RAM and Address (COMI can be used in case of 1/33 duty set.)

5 6 132 133

<sup>\*</sup> When readout the Display Data RAM address 86H to 9FH in normal ADC or 00H to 19H in inverse ADC the data FFH is output as those address data.



### (1-6) Common and Segment Driver Assignment

The scanning order can be assigned by setting A  $_{\mbox{\tiny 3}}$  of the Output Assignment Register as shown Table 1.

The location of Segment Drivers are fixed at any time.

Table 1

Register	}		сом о	output Te	erminals	
А3	PAD No.	64	79		222	237
	Pin name	C o	C 15		C 31	C 16
0	<b>──</b>	COM 1.5 <b>≪</b>	сом 。		COM 16>	COM 3 1
1	<b>│</b> →	COM 16>	COM 3 1	i	COM 15 <	СОМ о

The Icon display is regardless with this function, therefore the Icon Display instruction must be executed when the Icon display is needed. In this time, the Icon display driver COMI is fixed to COM 32 timing regardless the other Common Driver assignment.

### (1-7) Reset Circuits

The NJU6575 performs following initialization when the RES input is put on the "L" level.

### Initialization

- 1 Display Off
- 2 Normal Display(Non-inverse display)
- 3 Icon Display Reset
- ④ ADC Select : Normal (ADC Instruction D ∘ ="0")
- 5 Read Modify Write Mode Off
- 6 Internal Power supply(Step up) circuits Off
- (7) Clear the serial interface register
- 8 Set the address (00) H to the Column Address Counter
- 9 Set the page "0" to the Page Address Register
- Select the D a of the Output Assignment Register to "0"
- 1) Set the EVR register to (00) H

The RES terminal connect to the Reset terminal of MPU to reset at same time as shown in "MPU Interface Example". The reset signal require over than 10us RES= "L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of RES signal, the normal operation is starting.

In case of the internal power supply(Step up) circuits do not use, the RES terminal must be "L" when external power supply turn on. RES="L" input reset internal register and set above default, but oscillation circuits and output terminals like as D $_{\circ}$  through D $_{\uparrow}$  are no influence.

No initialization by RES when power turns on, will make Hung up condition, therefore please initialize by the RES when power turns on. By the reset Instruction performs only ® through ® mentioned in above.

The noise into the RES terminal should be cared when of the application design to avoid the error function.



(1-8) LCD Driving

#### (a) LCD Driving Circuits

NJU6575 incorporates 167 LCD Drivers like as 134 Segment drivers, 32 Common drivers and 1 Icon common driver. 32 Common drivers incorporate the shift register which scanning the common display signal. The combination among the Display data, COM scan signal and FR signal define the LCD driving output voltage. The output wave form is mentioned in the Fig. 7.

#### (b) Display Data Latch Circuits

Display Data Latch stores 134-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver. The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

#### (c) Line Counter and Latch signal of Latch Circuits

The clock for Line Counter and latch signal for the Latch Circuits are generated from display clock(CL). The line address is renewed by synchronizing with display clock and 134 bits display data are latched into display latch circuits synchronizing with display clock then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

#### (d) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR ( refer to Fig.2 ). The Frame Signal FR has a function to generate the two frame alternative driving method waveform for the LCD panel.

#### (e) Common Timing Generation

The common timing is generated by display clock CL (refer to Fig.2).




Fig. 2 Waveform of Display Timing



#### (f) Oscillation Circuits

The Oscillation Circuits which incorporates the oscillating resistance R and capacitor C, is a low power CR oscillator and it is used as display timing signal source and the clock for step up circuits for LCD driving. The oscillation circuits output frequency is divided by 8 which is used as display clock CL.

### (g) Power Supply Circuits

Internal Power Supply Circuits generate the High voltage and Bias voltage which required by the LCD. The power Supply Circuits consist of Step up(Tripler or Doubler) Circuits, Regulation Circuits, and Voltage Follower. Though the internal Power Supply designed for small size LCD panel, therefore it will not use for the large size LCD panel application. If the contrast is no good in those application, please use external power supply supplied more high current.

The suitable values of the capacitors connecting to the V1 to V5 terminals, the step up circuit and the feedback resistors for V5 operational amplifier depend on the LCD panel. And the power consumption in the LCD panel is changeable with the display patarn. Therefore a trial with actual module should be practiced.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the step up circuits, regulation circuits, voltage follower circuits are off. In this time, the bias voltage of V  $_1$ , V  $_2$ , V  $_3$ , V  $_4$ , and V  $_5$  for the LCD supply from outside, terminals C1  $^+$ , C1  $^-$ , C2  $^-$ , C2  $^-$ , and VR are open. The status of internal power supply can select by T  $_1$  and T  $_2$  terminal. The external power supply can be used together with some of internal power supply function.


Table 3. (\*:Don't Care)

Τı	<b>T</b> 2	Step up	Voltage Adj.	Buffer (V/F)	Ext. Pow Supply	C1+,C1-,C2+,C2-	VR Term.
L	*	0	0	0	-	i .	]
Н	L	×	0	0	Vout	OPEN	1
Н	Н	×	×	0	<b>V</b> 5. <b>V</b> ou t	OPEN	OPEN


When  $(T_1, T_2)=(H, L)$ , the terminal for step up circuits of C1  $^+$ ,C1  $^-$ C2  $^+$ ,C2  $^-$  are open due to the step up circuits doesn't work and supply the LCD driving voltage to the V  $_{00.7}$  terminal from outside. And in case of  $(T_1, T_2)=(H, H)$ , terminals for step up circuits and VR are open, and supply the LCD driving voltage from outside due to the Step up circuits and Voltage adjust circuits are stop its operation.

O Examples for application circuits of the internal Power Supply


(1)None of the internal power supply functions.



(3)Some of the internal power supply functions. (Voltage Adjust., Buffer(V/F))



(2) All of the internal power supply functions. (Step up, Voltage Adj., Buffer(V/F))



(4)Some of the internal power supply functions.

( Buffer(V/F))

\* 8: These switches should be open during the power save mode.



#### (2) Instruction

The NJU6575 distinguish the signal on the data bus by combination of A0,RD and WR. Normally, the busy check is not required as the NJU6575 is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock. In case of serial interface, the data input as MSB first serially.

The Table. 4 shows the instruction codes of the NJU6575.

Table 4. Instruction Code

	Code												T
l		$\vdash$	T		Π		7	1	F	Т	Т	7	1
	Instruction	A0	RD	WR	_	D 6		-		_	D	_	
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD Display ON/OFF
<u> </u>		ļ	<u> </u>		<u> </u>	<u> </u>		<u> </u>	<u> </u>	<u> </u>		1	0:OFF 1:ON
(2)	Page Address Set	0	1	0	1	0	1	1	*	P	age		Set the page of DD RAM
		<u> </u>	<u> </u>	<u> </u>	↓	ļ		ļ		A	ddres	ss	to the Page Add. Register
(3)	Column Address Set	0	1	0	0	0	0	1	ļ Hi	gh (	Orde	•	Set the Higher order 4 bits
	High Order 4bit	<u> </u>	╙		<u> </u>				Co	olum	n Ac	ld.	Column Address to the Reg.
(4)	Column Address Set	0	1	0	0	0	0	0	Lo	wer	orde	r	Set the Lower order 4 bits
	Lower Order 4bit				<u> </u>	<u> </u>		<u> </u>			n Ac	d.	Column Address to the Reg.
(5)	Status Read	0	0	1		Statu	ıs		0	0	0	0	Read out the internal
L			Щ.						<u> </u>				Status
(6)	Write Display Data	1	1	0			W	rite I	Data				Write the data into the
<u> </u>		<u> </u>											Display Data RAM
(7)	Read Display Data	1	0	1			Re	ad I	Data				Read the Data from the
		<u> </u>				,							Display Data RAM
(8)	ADC Select	0	1	0	1	0	1	0	0	0	0	0	Set the DD RAM vs Segment
<u> </u>			L.,							<u> </u>		1	0:Normal 1:Inverse
(9)	Normal or Inverse	0	1	0	1	0	1	0	0	1	1	0	Inverse the On and Off Display
	of On/Off Set							L.,			Ш.	1	0:Normal 1:Inverse
(10)	Whole Display On	0	1	0	1	0	1	0	0	1	0	0	Whole Display Turns On
	/Normal Display				ļ							1	0:Normał 1:Whole Disp. On
(11)	Icon Display	0	1	0	1	0	1	0	1	0	1	0	Set the Duty Ratio
									<u> </u>	<u> </u>		1	0:No Icon 1:With Icon
(12)	Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the Column Add.
												İ	Register when writing but
										<u> </u>		<u> </u>	no-change when reading
(13)	End	0	1	0	1	1	1	0	1	1	1	0	Release from the Read
		$ldsymbol{ldsymbol{ldsymbol{eta}}}$											Modify Write Mode
(14)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
												L.,	
(15)	Output Assignment	0	1	0	1	1	0	0	Аз	*	*	*	Set the scanning order of
	Register Set	Ш											common drivers to the Register
(16)	Internal Power	0	1	0	0	0	1	0	0	1	0	0	0:Int. Power Supply Off
	Supply On/Off											1	1:Int. Power Supply On
(17)	LCD Driving Voltage	0	1	0	1	1	1	0	1	1	0	1	Set LCD Driving Voltage
	Set		İ										after the internal(external) power supply is turned on
(18)	EVR Register Set	0	1	0	1	0	0	0		Hina	Data	_	Set the V <sub>5</sub> output level to
```	rogiotoi oot		.	۱ ا	'	Ĭ	٦	٦	061	ung	Jak	1	the EVR register
(19)	Power Save	0	1	0	1	0	1	0	1	1	1	0	Set the Power save Mode
'	(Dual Command)	o l		- 1			1	0	6	1	0	1	Cot the Forton Save Mode
/ <b>*</b> -D		لــتــا	- 1			-	<u> </u>			•			

(\*:Don't Care)



### (3) Explanation of Instruction Code

### (a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

		R/W								
_ A0	RD	WR	D 7		-					- <b>D</b> o
0	1	0	1	0	1	0	1	1	1	D
	D C	): Displa	y Off		•					
		: Displa								

### (b) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected. The access in the Display Data RAM is available by setting the page and column address(Refer the Fig. 1.). The display is no influence by changing the page addressed. Page 4 is a lcon display data area which available only for the D  $_{\odot}$ .

		R/W									
A0	RD	WR	D 7							Dο	
0	1	0	1	0	1	1	*	<b>A</b> 2	Αı	Αο	(*:Don't Care)

A 2	Αı	Αο	Page
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4



#### (c) Column Address

When MPU access the Display Data RAM, page address set(refer(b) in front page) and column address set are required before the data writing. The column address set performs twice address setting of higher order 4 bits and lower order 4 bits. When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting.

After writing 1page data ,page address setting is required due to page address doesn't increase automatically.

The increment of the column address is stopped by the address of  $(A0)_{\,H}$  automatically, or the page address is no change even if the column address increase to  $(A0)_{\,H}$  and stop. In this time the page address is no change.

Higher Order Lower Order

A0	RD	WR	D 7							. <b>D</b> °
0	1	0	0	0	0	1	A7	A6	A5	A4
0	1	0	0	0	0	0	A3	A2	A1	A0

				-				·
Α'n	А 6	А 5	A ₄	. <b>А</b> з	<b>A</b> 2	Αı	Αο	Column Address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1 ]	1
							l	
1	0	1	0	0	0	0	o l	Α0

### (d) Status Read

This instruction read out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

A0	RD	WR	<b>D</b> 7				<del></del>			D o
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY : BUSY=1 indicate the operating or the Reset cycle.

R/W

The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column(segment) address and segment driver.

0 :Counterclockwise Output(Inverse) Column Address 133-n ← → Segment Driver n

1 :Clockwise Output (Normal) Column Address n ←→ Segment Driver n

(Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF: Indicate the whole display On/Off status.

0 : Whole Display "On"

1 : Whole Display "Off"

(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initialization period by RES signal or reset instruction.

0:

DAM

1 : Initialization Period



### (e) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM. The column address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without any address setting after the start address setting.

		R/W		
A0	RD	WR	D 7	D٥
1	1	0	WRITE DATA	

#### (f) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. The column address increase "1" automatically when reading, therefore, the MPU can read the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read is required after column address set as explain in "(5-5) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data can not be readout.

		R/W	
A0	RD	WR	D 7
1	0	1	READ DATA

#### (g) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

	^^	<del></del>	R/W	_							_
_	ΑU	RD	VVIC								U o
L	0	1	0	1	0	1	0	0	0	0	D

D 0: Clockwise Output (Normal)

1: Counterclockwise Output (Inverse)

#### (h) Normal or Inverse On/Off Set

This instruction set the normal or inverse turn on and turn off for whole display. The contents of Display Data RAM is no changed by this instruction execution.

		_ R/W								
A0	RI	) WR	<b>D</b> 7					-		- D .
0	1	0	1	0	1	0	0	1	1	D
	D 0:	Normal	RAM (	data "1	" corre	spond	to "On"			
	1.	Inverse	RAM (	data "N	" corre	enand :	to "On"			

### (i) Whole Display On

This instruction executes the all pixel terns on regardless the contents of the Display Data RAM. In this time, the contents of Display Data RAM is no change and is kept. This instruction takes over precedence over the "Normal or Inverse On/Off Set Instruction".

		R/W								
_ A0	RD	WR	Dσ							. <b>D</b> °
0	1	0	1	0	1	0	0	1	0	D

D 0: Normal Display

1: Whole Display turns on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits put on the power save mode(refer to the (s) Power Save) .



#### (j) Icon Display

This instruction set the 1/33 duty for the Icon Display. The COMI terminal operate as COM  $_{32}$  and output the icon display data stored in D  $_{0}$  of Display Data RAM page 4 (refer to the Fig. 1).

		R/W								
A0	RD	WR	D <sub>7</sub>							- D o
0	1	0	1	0	1	0	1	0	1	D
	0: 1/	32 Duty						•		
	1: 1/	33 Duty								


#### (k) Read Modify Write

This instruction set the Read Modify Write Mode which performs the column address increment. During the Read Modify Mode, the column address increase "1" automatically when the Display Data Write Instruction is executed, but the address is no change when the Display Data Read Instruction is executed. This status is continued during End instruction execution. When the End instruction is entered the column address back to the address where the Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.

		R/W								
_ A0	RD	WR	D 7				_			D o
0	1	0	1	1	1	0	0	0	0	0

Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.


#### (I) Sequence of inverse display





#### (m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.



#### (n) Reset

This instruction executes the following initialization.

#### Initialization

- (1) Set the Address (00) H to the Column Address Counter.
- ② Set the page "0" to the Page Address Register.
- 3 Select the D3 of the Output Assignment Register to "0".
- 4 Set 0 to the EVR Register to (00) H.

In this time, there are no influence to the Display Data RAM.

A0	RD	R/W WR	Dτ					<u>-</u>		. <b>D</b> º	
0	1	0	1	1	1	0	0	0	1	0	

The reset signal input to the RES terminal must be required for the initialization when the power terms on. Substitution of Reset Instruction for the reset signal input to the RES terminal is not allowed.

### (o) Output Assignment Register

This instruction sets the common driver scanning order .

		R/VV									
A0	RD	WR	Dγ							- <b>D</b> o	
0	1	0	1	1	0	0	A3	*	*	*	(*:Don't Care)

A3: Set the scanning order .(Refer to 1-6)

### (p) Internal Power Supply

This instruction set the internal Power Supply On/Off. Step up circuits, Voltage Regulator and Voltage Follower are activated when set the On. To operate the step up circuits, the operation of oscillation circuits is required.

			R/VV								
	A0	RD	WR	<b>D</b> 7							_D 。
ſ	0	1	0	0	0	1	0	0	1	0	D

D 0: Internal Power Supply Off

1: Internal Power Supply On

The internal Power Supply must be Off when external power supply using.



### (q)LCD Driving Voltage Set

This instruction sets LCD driving voltage V1 to V4 and output LCD driving waveform through the COM/SEG terminals.


A0_	RD	R/W WR	D،							<b>D</b> °
0	1 1	0	1	1	1	0	1	1	0	1

NJU6575 contains operational amplifiers for LCD bias voltage V1 to V4. These amplifiers current are reduced in order to realize low power consumption. Because of this reduction, LCD driving voltage V1 to V4 might be unstable just after the internal power supply is turned on. LCD Driving Voltage Set instruction is prepared for this unstableness.

### LCD driving power supply ON/OFF sequences


The following sequences are required when the power supply is tuned on/of.

When the power supply is tuned on again after the turn off (by the power save instruction), the power save release sequence mentioned in (s) is required.



- \*1 This instruction is required in both cases of the internal and external power supply.

  Until "LCD driving voltage Set" execution, NJU6575 operating current is higher than usual state and all COM/ SEG terminals output V DD level continuously except LCD driving waveform.
- \*2 The wait time depends on the C 3 to C 7, C OUT capasitors((4) (d)Fig.4), V DD and V LCD voltage. Therefore a test on actual module should be practiced. Refer to the following graph.





### (r) EVR Register Set

This instruction set the LCD Display contrast which is controlled by the voltage adjust circuits. When this instruction execute, the internal Electrical Variable Resistor(EVR) to change the V 5 output voltage, generate one voltage from 16 voltage state. The range of V 5 output level can be adjusted by the external resistance. For more detail, please refer to the "(4)(b) Voltage Adjust Circuits".

Α0	RD	WR	D 7							- <b>D</b> o
0	1	0	1	0	0	0	A3	A2	A1	AO

A3	A2	A1	AO	VLCD
0	0	0	0	Low
		:		:
İ		:		:
1	1	1	1	High

V LCD = V DD - V 5

When EVR doesn't use, set the EVR register to (0,0,0,0).

### (s) Power Save(Dual Command)


----

When both of Display Off and Whole Display On are executed, the internal circuits put on the power save mode and the operating current is reduced as same as stand by current.

The internal status in the Power Save Mode is as follows;

- (1) Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- (2) Stop the LCD driving. Segment and Common drivers output V DD level.
- (3) Keeping the display data and operating mode as before the power save mode.
- (4) All of LCD driving bias voltage fixed to the V  $_{\text{\tiny DD}}$  level.

The power save and its release should be performed according to the following sequences.




- \*1 Power save mode requires dual-instruction. After the second instruction" whole Display ON", the power save mode starts.
- \*2 In the power save release sequence, the Display ON instruction should be performed after the Normal Display instruction. The power save mode is released after the Normal Display instruction.
- \*3 Until "LCD driving voltage set" execution, NJU6575 operating current is higher than usual state and all COM/SEG terminals output V op level continuously except the LCD driving waveform.
- \*4 In case of external bleeder resistors, cut current on these resistors electrically and fix them to V DD or float them before the power save mode or at the same time. At this time V DD terminal should be floated or connected to the lowest voltage level of the system.
- \*5 In case of the external power supply, it should be turned off before the power save mode or at the same time, and V out terminal should be floated or connected to the lowest voltage of the system.



### (4) Internal Power Supply

#### (a) Voltage tripler

Three times negative voltage( $V_{DD}$  common) of the voltage  $V_{DD}$ - $V_{SS}$  is output from  $V_{DUT}$  terminal when connecting three capacitor between C1  $^+$  and C1  $^-$ , C2  $^+$  and C2  $^-$ ,  $V_{SS}$  and  $V_{DUT}$ . In case of the voltage doubler operation, connect the two capacitor between C2  $^+$  and C2  $^-$ ,  $V_{SS}$  and  $V_{DUT}$ , then connect the C1  $^+$  and C2  $^+$  terminals. Step up circuits like as Voltage Tripler or Doubler using a oscillation circuits output as its clock signal, therefore, the oscillation circuits operation is required when step up operation. The voltage relation regarding the step up circuits is shown in below. When voltage tripler operation, the operation voltage  $V_{DD}$  should be less than 4.5V.



Voltage relation in Tripler

### (b) Voltage Adjust Circuits

The step up voltage of  $V_{\text{out}}$  output from  $V_{\text{b}}$  through the voltage adjust circuits. The output voltage of  $V_{\text{b}}$  is adjusted by changing the Ra and Rb within the range of  $|V_{\text{b}}| < |V_{\text{out}}|$ . The output voltage can calculated by the following formula.




Fig. 3

Where, the V REG is a constant voltage in the NJU6575 like as V REG ≒ 2.2V.

To adjust the output voltage from  $V_{5}$ . connect the variable resistance among VR,  $V_{DD}$  and  $V_{5}$  as shown in Fig. 3. When fine tuning for  $V_{5}$  is needed, combine with the fixed resistance of R1, R3 and variable resistance of R2 is recommended as shown in Fig. 4.

Design example for R1, R2 and R3(reference)

- R1+R2+R3=5M Ω (Determined by the current flown between V DD -V 5)
- Variable voltage range by the R2. -2.5V ~ -4.5V (V DD -V 5→ 7V ~ 9V)
   (Determined by the LCD electrical characteristics)
- R1, R2 and R3 are calculated by above conditions and the formula of ① to mentioned below;

R1=1.222M  $\Omega$ 

R2=0.349M Ω

R3=3.428M  $\Omega$ 

The voltage adjust circuits has a temperature coefficient against the  $V_{REG}$  output. If necessary, please connect the thermistor to the voltage adjust circuits serially.

To avoid the noise trouble, short wiring or sealed wiring is required for VR terminal input due to the VR terminal is high impedance.




(c) Contrast Adjustment by using the EVR function

To use EVR function, the LCD driving voltage of V s which controls LCD display contrast can adjust by the instruction. The EVR function is executed to set the 4 bits data into the EVR resistor and determine the one output voltage status out of 16 prefixed voltage status.

When execute the EVR function, set the  $T_{\perp}$  and  $T_{\perp}$  except the "H, H" and execute the Internal Power Supply On instruction.

[ External parts constants setting example when EVR function using / reference ]



(1) Determine the V 5 voltage range controlled by EVR.

LCD Driving Voltage V DD -V 5

7V ~ 9V

The range of V 5

2V

(2) Determine the Rb.

Rb = [The range of V 5] / I REF

(16status I REF  $\stackrel{.}{=}$  2.15  $\mu$  A constant current)

Rb = 2V/2.15  $\mu$  A = 0.93M Ω \*Ta=25 °C ,V DD -V out =9V

(3) Adjust the Ra

Ra = 
$$\frac{2.2 \text{ V}}{(7\text{V}-2.2\text{V})/0.93\text{M }\Omega} = 0.43\text{M }\Omega$$


(4) Adjust the Ra


Adjust the Ra to good contrast of LCD display after the (D 3, D 2, D 1, D 0) of EVR register set to (1, 0, 0, 0) or (0, 1, 1, 1). When the EVR using, Ra use a variable resistance and contrast adjustment mentioned in (4) for each chip is required due to the I REF is simple constant current source.

When the EVR function does not use, the (D  $_3$  ,D  $_2$  ,D  $_1$  ,D  $_0$ ) of EVR register set to (0, 0, 0, 0) by the RES signal or the EVR Register Set instruction.



\*) V REG , I REF depends on the voltage between V DD and V OUT , the operating temperature. Please refer to the following graphs.








### (d) LCD Driving Voltage Generation Circuits


The LCD driving bias voltage of V  $_1$  ,V  $_2$  ,V  $_3$  ,V  $_4$  are generated internally to divide the V  $_6$  voltage by the bleeder resistance. And its supply to the LCD driving circuits after convert the impedance.

As shown in Fig. 4, five capacitors are required for each LCD driving voltage terminal as a voltage stabilizing. And the value of capacitors C3, C4, C5, C6 and C7 determine by combine with the actual LCD panel.

Using the internal Power Supply

Using the external Power Supply





Reference set up value VLCD = VDD-V5 = 7 ~9 Changed

Item	Value
Соит	4.7∼10µF
C1,C2	4.7~10µF
C3 to C7	0. 1~0. 47μF
R1	1.222MΩ
R2	0.349ΜΩ
R3	3.428MΩ

Fig. 4

- \*1 Short wiring or sealed wiring is required for the VR terminal due to the high impedance of VR terminal.
- \*2 Following connection of VOUT is required when external power supply using.

When 
$$V_{SS} > V_5 - V_{OUT} = V_5$$
  
When  $V_{SS} \leq V_5 - V_{OUT} = V_{SS}$ 

5-1028-



#### (5) MPU Interface

### (5-1) Interface type selection

NJU6575 can interface by using both of 8 bit bilateral data bus (D  $_7$  to D  $_9$ ) or serial interface (SI). The 8 bit parallel or serial interface is determined the P/S terminal connected to "H" or "L" level as shown in Table 5. In case of the serial interface, status and RAM data read out is impossible.

				Tabl	e 5	_			
P/S	Туре	cs	A0	RD	WR	C86	SI	SCL	D o ~ D 7
Н	Parallel	CS	A0	RD	WR	C86	-	-	D o ~ D 7
L	Serial	cs	A0	-	-	-	SI	SCL	-

#### (5-2) Parallel Interface

The NJU6575 can interface both of 68 or 80 type MPU directly by setting the parallel interface (P/S="H") and "H" or "L" of the C86 terminal as shown in table 6.

			Table	6		
C86	Туре	cs	A0	RD	WR	D o ~ D 7
Н	68 type MPU	cs	A0	Е	R/W	D o ~ D 7
L	80 type MPU	CS	A0	RD	WR	D 0 ~ D 7

### (5-3) Discrimination of Data Bus Signal


The NJU6575 discriminate the signal on the data bus by the combination of A0, E, R/W, and  $(\overline{RD}, \overline{WR})$  signals as shown in Table 7.

	Table 7					
		/ре	80 ty	68 type	Common	
	Function	WR	RD	R/W	Α0	
	Read Display Data	0 1		1	1	
	Write Display Data	0	1	0	1	
	Status Read	1	0	1	0	
1)	Write into the Register(Instruction)	1 0		0	0	

### (5-4) Serial Interface (P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminals set to CS="L"and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition in no chip selection period. The data input from SI terminal is MSB first like as the order of D / to D o. and the data is entered into the shift register synchronized at the rise edge of the serial clock SCL. The data in the shift register are converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction for the serial input data is executed by the A0 input which take into the LSI at the 8th serial clock rise edge, or, A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or CS terminal becomes "H" in spite of the data less then 8 bits, NJU6575 recognizes wrong data as a instruction data. Therefore 8bits data is required for the input data. The time chart for the serial interface is shown in Fig. 5. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface .





(5-5) Access to the Display Data RAM and Internal Register.


The NJU6575 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU read out the data from the Display Data RAM, the data read out in the data read cycle(dummy read) is held in the bus-holder at once then read out from the bus-holder to the system bus at next data read cycle. And when write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.


Therefore high speed data transmission between MPU and NJU6575 is available because of the limitation of access time of NJU6575 locking from MPU is just determined by the cycle time only which ignored the access time of tacc and tas of Display Data RAM. If the cycle time can not be kept in the MPU operation, NOP operation cycle which equivalent to the waiting operation is useful.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 6.

#### Write Operation



#### Read Operation



(5-6) Chip Select

 $\overline{\text{CS}}$  is Chip Select terminal. The Chip Select is executed by the setting of  $\overline{\text{CS}}$ ="L". Only the select mode, the interface with MPU is available. In the non select period, the D  $_{0}$  to D  $_{1}$  are high impedance and A0,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , SI and SCL input are put on the disable state. If the serial interface is selected in the non select period, the shift register and counter are reset. The reset input is regardless with the condition of  $\overline{\text{CS}}$ .



### ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

			(14-20 0)
PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V <sub>DD</sub>	- 0.3 ~ + 7.0 - 0.3 ~ + 4.5 (used Tripler)	٧
Supply Voltage (2)	<b>V</b> <sub>5</sub>	V <sub>DD</sub> −13. 5 ~ V <sub>DD</sub> +0. 3	٧
Supply Voltage (3)	V1~V4	V <sub>5</sub> ~ V <sub>DD</sub> +0. 3	٧
Input Voltage	Vin	- 0.3 ~ VDD+0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	င
Storage Temperature	Tstg	- 55 ~ + 125 (Chip) - 55 ~ + 100 (TCP)	ိင

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) All voltage values are specified as  $V_{ss} = 0 V$ .
- Note 3) The relation :  $V_{DD} \ge V_{1} \ge V_{2} \ge V_{3} \ge V_{4} \ge V_{5}$ ;  $V_{DD} > V_{SS} \ge V_{OUT}$  must be maintained.
- Note 4) Decoupling capacitor should be connected between V DD and V ss due to the stabilized operation for the voltage converter.

# ■ ELECTRICAL CHARACTERISTICS (1)

 $(V_{DD}=5V\pm10\%, V_{SS}=0V, Ta=-20\sim+75^{\circ}C)$ 

D A D A A	LETED	CVMPON	0.011.0.1	T   0 N 0	T	<del></del>	Vss=UV, 1		
PARAM	TETER	SYMBOL	CONDI	IIONS	MIN	TYP	MAX	UNIT	Note
Operating	Recommend	VDD			4. 5	5. 0	5. 5	v	5
Voltage(1)	Available	•00			2. 4	,	5. 5	l *	٥
	Recommend	V <sub>5</sub>		-	V <sub>DD</sub> -13. 5		V <sub>DD</sub> -3. 5		
Operating	Available	V 5			V <sub>DD</sub> −13. 5			١	
Voltage(2)	Available	$V_1, V_2$	V <sub>L CD</sub> =V <sub>DD</sub> -V <sub>5</sub>		V <sub>DD</sub> -O. 6xV	LCD	<b>V</b> DD	٧	
	Available	V3, V4			<b>V</b> <sub>5</sub>	Voo	-0. 4xV <sub>LCD</sub>		İ
	1	VIHC1	DO, D1 D7,		0. 7xV <sub>DD</sub>		<b>V</b> DD		
Input Voltage	<u>'</u>	V <sub>IHC2</sub>	AO, CS, RES,	V <sub>D D</sub> =2. 7V	0. 8xV <sub>DD</sub>		<b>V</b> <sub>DD</sub>		
	2	VILC 1	RD, WR, C86 SI, SCL, P/S		Vss		0. 3xV <sub>DD</sub>	٧	
	2	V1 LC2	Terminals	V <sub>DD</sub> =2. 7V	Vss		0. 2xV <sub>DD</sub>		
į	1	<b>V</b> onc 1 1	DO, D1D7, Terminals	I <sub>он</sub> = −1mA	0. 8xV <sub>DD</sub>		<b>V</b> DD		
Output		<b>V</b> onc 12	Terminars	I <sub>он</sub> =-0. 5mA V <sub>DD</sub> =2. 7V	0. 8xV <sub>DD</sub>		<b>V</b> DD		
Voltage	2	<b>V</b> olc11	DO, D1D7, Terminals	loL= 1mA	Vss		0. 2xV <sub>DD</sub>	٧	
		V <sub>OLC12</sub>	rerminais	I <sub>oL</sub> = 0.5mA V <sub>DD</sub> =2.7V	Vss		0. 2xV <sub>DD</sub>		
Input Leaka		lu	All input ter	minals	-1.0		1. 0		
imput Leaka	ge Current	Lo	All I/O term	(DO D7)	-3.0		3. 0	uA	6
Driver On-re	ani et ance	Ron 1	Ta=25°C \	/L CD=13. 5V		2. 0	3. 0		_
Dirver Un re	esistance	R <sub>ON 2</sub>		/LCD=8. 0V		3.0	4. 5	kΩ	7



### ■ ELECTRICAL CHARACTERISTICS (2)

PARA	METER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	Note
Stand by	Current	loog	during Power	save Mode		0.05	5. 0		
		10012	Display			28	45	uА	8
Operating	Current	IDD 14	V <sub>LCD</sub> =8V	V <sub>DD</sub> =2. 7V		16	25		
		I <sub>DD21</sub>	Accessing fcyc=200kHz			350	500	uА	9
		I <sub>DD22</sub>	V <sub>DD</sub> =2. 7V			170	240	ux	3
Input Ter	minal Capacitance	CIN	AO, CS, RES, RD SCL, P/S, T1, T Ta=25°C	, WR, C86, SI, 2, DO, D1 D7		10		pF	
			Ta=25°C	V <sub>DD</sub> =5. 0V	15	18	21	kHz	
Oscillati	on Frequency	fosc		V <sub>DD</sub> =2. 7V	11	16	21	Knz	
	Input	<b>V</b> DD 1	V <sub>DD</sub> -V <sub>SS</sub>		2. 4		5. 5	v	
	Voltage	<b>V</b> DD 2	V <sub>DD</sub> -V <sub>SS</sub> used	l Tripler	2. 4		4. 5	٠	10
	Output Volt.	Vouт	V <sub>s s</sub> -V <sub>LCD</sub> , use	d Tripler	<del>-9</del> .0			٧	
	On -resistance	RTRI	V₀₀=3V;C=4.7 used Tripler	'uF		600	1000	Ω	
Voltage	Adjustment range of LCD Driving Volt	<b>V</b> ουτ	Tripler Circ	uit "OFF"	V <sub>DD</sub> −13. 5		V <sub>DD</sub> -5. 0	٧	11
Tripler	Voltage Follower	<b>V</b> <sub>5</sub>	Voltage Adju	stment Gircuit "OFF"	V <sub>DD</sub> -13. 5		V₀₀–5. 0	٧	
		Lout 1	VDD=4. 5V, VLC	D=8V		53	T. B. D.		
	Operating	Ιουτ2	COM/SEG Term	ı Open,		12	T. B. D.	uA	12
	Current	Тоитз	No Access Display chec	k. pattern		10	T. B. D.		
	Voltage Reg.	VREG	VDD-Vout=9V;	Ta=25°C	T. B. D.	2. 2	T. B. D.	٧	13
	Reference Current	IREF	Vod-Vout=9V;	Ta=25°C	1. 50	2. 15	2. 80	uA	

- Note 5) NJU6575 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.
- Note 6) Apply to the High-impedance state of D  $_0$  to D  $_7$  terminals.
- Note 7) R on is the resistance values between power supply terminals(V 1, V 2, V 3, V 4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).
- Note 8,9,12) Apply to current after "LCD Driving Voltage Set".
- Note 8) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.
- Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as I DD 1 x.
- Note 10) Supply voltage (V DD ) range for internal Voltage Tripler operation.
- Note 11) LCD driving voltage V 5 can be adjusted within the voltage follower operating range.



# ■ ELECTRICAL CHARACTERISTICS (2)


Note 12) Each operating current of voltage supply circuits block is specified under below table conditions.


	Sta	atus		Operating	Condition		External	7
SYMBOL	T.	To	Internal	Voltage	Voltage	Voltage	Voltage Supply	
		12	0scillator	Tripler	Adjustment	Follower	(Input Terminal)	
Tout 1	L	*	Validity	Validity	Validity	Validity	Unuse	1
I0UT2	Н	L	Validity	Invalidity	Validity	Validity	Use (Vout)	١,
Тоитз	Н	Н	Validity	Invalidity	Invalidity	Validity	Use (Vout, V5)	1


\* = Don't Care

Note 13) Apply to the precision of Voltage on each EVR steps.

# MEASUREMENT BLOCK DIAGRAM









## ■ ELECTRICAL CHARACTERISTICS (3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	t₽	RES Terminal	1. 0			us	14
Reset "L" Level Pulse Width	t <sub>RW</sub>	RES Terminal	10			us	15


Note 14) Specified from the rising edge of RES to finish the internal circuit reset.

Note 15) Specified minimum pulse width of RES signal. Over than t RW "L" input should be required for correct reset operation.



### **BUS TIMING CHARACTERISTICS**

· Read/Write operation sequence (80 Type MPU)



 $(V_{DD}=5.0V\pm10\%, Ta=-20\sim75^{\circ}C)$ 

PAF	RAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold Time		AO, CS	t <sub>ahb</sub>	10			
Address Set Up Time		Terminals	taws	10		1	
System Cycle Time			tcycs	180		1	
C	w̄R, "L"	WR, RD	tccl(W)	25		1	1 1
Control Pulse Width	RD, "L"	Terminals	tccl(R)	80		1	
	"H"		tссн	70		1	
Data Set Up Time			tose	60		1	ns
Data Hold Time		D₀ <b>~</b> D₁	tone	10		1	
RD Access Time		Terminals	tacce		70	0 -100 F	1 1
Output Disable Time			tоня	0	30	- CL=100pF	
Rise Time, Fall Time		CS, WR, RD, AO, D₀∼D₁ Terminals	tr, tr		15		

(Vpp=2, 7V~4, 5V, Ta=-20~75°C)


				(ADI	J-2. / V	4. JV, 1a20	- 13 0)
PARAMETÉR			SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold Time		AO, CS	t <sub>ahb</sub>	25			
Address Set Up Time		Terminals	tawe	25		1	1
System Cycle Time			tcvcs	450		1	ļ l
Control	₩R, "L"	WR, RD	tccl(W)	50		1	
Pulse Width	RD, "L"	Terminals	t <sub>ccl</sub> (R)	200		]	Ī
	″H″		tccH	220		1	1
Data Set Up Time Data Hold Time			tose	120			ns
		D₀ <b>~</b> D₁	tонв	35		1	1
RD Access Time		Terminals	t <sub>ACCB</sub>		140	01 -100 F	1 i
Output Disable Time			tонв	0	35	CL=100pF	1 1
Rise Time, Fall Time		CS, WR, RD, AO, D₀∼D, Terminals	t,,t,		15		

Note 16) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 17) Each timing is specified based on 0.2xV  $_{\rm DD}$  and 0.8xV  $_{\rm DD}$  .



Read/Write operation sequence (68 Type MPU)



 $(V_{DD}=5.0V\pm10\%, Ta=-20\sim75^{\circ}C)$ PARAMETER SYMBOL MIN MAX CONDITION Address Hold Time AO, CS, R/W 10 tans Address Set Up Time Terminals 10 tawe System Cycle Time 180 tcyce Enable Read 100 E Terminal tew Pulse Width Write 25 ns Data Set Up Time tose 60 Data Hold Time  $D_0 \sim D_7$ t<sub>DH6</sub> 20 Access Time Terminals tacce 70 CL=100pF Output Disable Time ō 25 tонв CS, R∕W, D₀∼D₁ Terminals

t., t.

15

(V<sub>DD</sub>=2. 7V~4. 5V, Ta=-20~75°C)

PARAMETER SYMBOL MIN MAX CONDITION Address Hold Time AO, CS, R/W tane 25 Address Set Up Time Terminals 25 tawe System Cycle Time tcyce 450 Enable Read 200 E Terminal tew Pulse Width Write 50 ns Data Set Up Time tose 120 Data Hold Time  $D_0 \sim D_7$ t<sub>DHG</sub> 40 Access Time Terminals TACCE 140 CL=100pF Output Disable Time 0 45 tонв CS, R/W, Do~D, Terminals Rise Time, Fall Time t,,t, 15

Note 18) t cyce indicates the E signal cycle during the CS activation period. The System Cycle Time must be required after CS becomes active.


Note 19) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 20) Each timing is specified based on  $0.2xV_{DD}$  and  $0.8xV_{DD}$ .

Rise Time, Fall Time



# · Write operation sequence (Serial Interface)



(V<sub>DD</sub>=5. 0V±10%, Ta=-20~75°C)

				, DD . O. O.	-10/6, Ta- 20	
PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock cycle		tscyc	500			
SCL "H" pulse width	SCL Terminal	tsHW	150		1	
SCL "L" pulse width		tsıw	150		1	
Address Set Up Time	AO Terminal	tsas	120		1	
Address Hold Time		tsan	200		1	ns
Data Set Up Time	SI Terminal	tsos	120		1	
Data hold Time		tsoн	50		J	
CS-SCL Time	CS Terminal	tcss	30		]	
		tсsн	400		]	1 .
Rise Time, Fall Time	SCL, AO, CS SI, Terminals	tr, tr		15		

(V<sub>DD</sub>=2. 7V~4. 5V, Ta=-20~75°C)

			7.15	, L. , ,	1. 01, 14- 20	70 0)
PARAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock cycle		tscyc	1000			
SCL "H" pulse width	SOL Terminal	tsHW	300		1	
SCL "L" pulse width		tsıw	300			
Address Set Up Time	AO Terminal	tsas	250			
Address Hold Time		tsan	400			ns
Data Set Up Time	SI Terminal	tsps	250			
Data hold Time		t <sub>spн</sub>	100		]	
CS-SOL Time	CS Terminal	tcss	60		1	1
		tcsH	800		1	
Rise Time, Fall Time	SCL, AO, CS SI, Terminals	tr, tı		15		

- Note 21) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.
- Note 22) Each timing is specified based on 0.2xV  $_{DD}$  and 0.8xV  $_{DD}$  .

# ■ LCD DRIVING WAVEFORM




Fig. 7



### **■ APPLICATION CIRCUIT**

### ·Microprocessor Interface Example

The NJU6575 can interface with both of 80 type and 68 type MPU by the serial format directly. Therefore minimum wiring for the MPU interface is available.

