

# **PRELIMINARY**

# BIT MAP LCD DRIVER

#### **■** GENERAL DESCRIPTION

The NJU6561 is a bit map LCD driver to display graphics or characters

It contains 3,920 bits display data RAM, microprocessor interface circuits, instruction decoder, 80-segment and 49-common (1 out of 49-driver is prepared for icon display) drivers.

The bit image display data is transferred to the display data RAM by serial interface circuit.

49 x 80 dot graphics or 5-character 3-line by 16 x 16 dot character with icon are displayed by NJU6561 itself.

The wide operating voltage like as 2.4V to 5.5V and low operating current are useful to apply small sized battery operated items. The rectangle outlook is very applicable to COG or Slim TCP.

#### **■ PACKAGE OUTLINE**



NJU6561C

#### ■ FEATURES


- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 3,920 bits
- 129 LCD Drivers 49-common and 80-segment
- Serial Interface
- Programmable Duty Ratio ; 1/48 or 1/49 Duty
- Useful Instruction Set

Display Data Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Column Address Set, All On/Off, Icon Display, Read Modify Write, Common Driver order Assignment and Power Saving.

- Power Supply Circuits for LCD Incorporated Step up Circuits, Regulator, Voltage Follower x 4
- Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.4V ~5.5V
- LCD Driving Voltage 6.0V ~ 13.5V
- Package Outline Chip / Bumped Chip / TCP
- C-MOS Technology



# ■ PAD LOCATION



Chip Center

X=0um, Y=0um

Chip Size

X=8.46mm, Y=2.82mm

Chip Thickness Bump Size 400um ± 30um 50um x 110um

**Bump height** 

25umTYP.

**Bump Material** 

Au

: Four PADs illustrated with this mark are the alignment marks for COG.



# ■ PAD COORDINATES

Chip Size 8.46mm x 2.82mm(Chip Center X=0um,Y=0um)

		TOINATES	,	П		т	10.40111111			<del></del>	
PAD No.	Terminal	X=( μ m)	Y=( μ m)	PAD No.	<del></del>	X=( μ m)	Y=( μ m)	PAD No.	Terminal	X=( μ m)	Y=( μ m)
1	SCL	3800	1244	51	V 1	-4064	830	101	SEG <sub>20</sub>	-1546	-1245
2	Voo	3480	1244	52	V 1	4064	750	102	SEG <sub>21</sub>	-1466	-1245
3	00 V	3400	1244	53	Co	-4064	670	103	SEG <sub>22</sub>	-1386	-1245
4	V DD	3320	1244	54	C <sub>1</sub>	-4064	590	104	SEG <sub>23</sub>	-1306	-1245
5	SI	3000	1244	55	C <sub>2</sub>	-4064	510	105	SEG <sub>2</sub> 4	-1226	-1245
6	CS	2600	1244	56	C <sub>3</sub>	-4064	430	106	SEG <sub>25</sub>	-1146	-1245
7	A0	2200	1244	57	C₄	-4064	350	107	SEG <sub>26</sub>	-1066	-1245
8	Vss	1880	1244	58	C <sub>6</sub>	-4064	270	108	SEG <sub>27</sub>	-986	-1245
9	Vss	1800	1244	59	C <sub>6</sub>	-4064	190	109	SEG <sub>28</sub>	-906	-1245
10	Vss	1720	1244	60	C <sub>7</sub>	-4064	110	110	SEG <sub>29</sub>	-826	-1245
11	T 2	1400	1244	61	C <sub>B</sub>	-4064	30	111	SEG30	-746	-1245
12	T 1	1000	1244	62	C <sub>9</sub>	-4064	-51	112	SEG <sub>31</sub>	-666	-1245
13	Vss	680	1244	63	C <sub>10</sub>	-4064	-131	113	SEG <sub>32</sub>	-586	-1245
14	Vss	600	1244	64	C <sub>1 1</sub>	-4064	-211	114	SEG <sub>33</sub>	-506	-1245
15	Vss	520	1244	65	C <sub>12</sub>	-4064	-291	115	SEG34	-426	-1245
16	C1+	280	1244	66	C <sub>13</sub>	-4064	-371	116	SEG35	-346	-1245
17	C1+	200	1244	67	C <sub>1.4</sub>	-4064	-451	117	SEG36	-266	-1245
18	C1+	120	1244	68	C <sub>1.5</sub>	-4064	-531	118	SEG <sub>37</sub>	-186	-1245
19	C1-	-121	1244	69	NC	-4064	-691	119	SEG <sub>38</sub>	-106	-1245
20	C1-	-201	1244	70	NC	-4064	-851	120	SEG <sub>39</sub>	-26	-1245
21	C1-	-281	1244	71	NC	-4064	-1011	121	SEG <sub>40</sub>	54	-1245
22	C2+	-521	1244	72	NC	-3946	-1245	122	SEG <sub>4 1</sub>	134	-1245
23	C2+	-601	1244	73	C <sub>1 6</sub>	-3786	-1245	123	SEG <sub>42</sub>	214	-1245
24	C2+	-681	1244	74	C <sub>17</sub>	-3706	-1245	124	SEG <sub>43</sub>	294	-1245
25	C2-	-921	1244	75	C <sub>18</sub>	-3626	-1245	125	SEG44	374	-1245
26	C2-	-1001	1244	76	C <sub>19</sub>	-3546	-1245	126	SEG <sub>4.5</sub>	454	-1245
27	C2-	-1081	1244	77	C20	-3466	-1245	127	SEG <sub>4 6</sub>	534	-1245
28	Voul	-1321	1244	78	C <sub>21</sub>	-3386	-1245	128	SEG <sub>4.7</sub>	614	-1245
29	Voui	-1401	1244	79	C22	-3306	-1245	129	SEG <sub>48</sub>	694	-1245
30	V ou r	-1481	1244	80	C <sub>2 3</sub>	-3226	-1245	130	SEG <sub>49</sub>	774	-1245
31	0.0 <b>V</b>	-1721	1244	81	SEG o	-3146	-1245	131	SEG <sub>5</sub> o	854	-1245
32	V DD	-1801	1244	82	SEG 1	-3066	-1245	132	SEG <sub>5 1</sub>	934	-1245
33	V oo	-1881	1244	83	SEG 2	-2986	-1245	133	SEG <sub>52</sub>	1014	-1245
34	VR	-2121	1244	84	SEG 3	-2906	-1245	134	SEG <sub>53</sub>	1094	-1245
35	VR	-2201	1244	85	SEG 4	-2826	-1245	135	SEG <sub>5 4</sub>	1174	-1245
36	VR	-2281	1244	86	SEG 5	-2746	-1245	136	SEG <sub>5 5</sub>	1254	-1245
37	V 5	-2521	1244	87	SEG 6	-2666	-1245	137	SEG <sub>5 6</sub>	1334	-1245
38	V 5	-2601	1244	88	SEG 7	-2586	-1245	138	SEG <sub>5</sub> 7	1414	-1245
39	V 5	-2681	1244	89	SEG 8	-2506	-1245	139	SEG <sub>58</sub>	1494	-1245
40	V 4	-2921	1244	90	SEG 9	-2426	-1245	140	SEG <sub>59</sub>	1574	-1245
41	V <sub>4</sub>	-3001	1244	91	SEG <sub>10</sub>	-2346	-1245	141	SEG <sub>60</sub>	1654	-1245
42	V <sub>4</sub>	-3081	1244	92	SEGii	-2266	-1245	142	SEG <sub>6 1</sub>	1734	-1245
43	V a	-3321	1244	93	SEG: 2	-2186	-1245	143	SEG <sub>6 2</sub>	1814	-1245
44	<b>V</b> 3	-3401	1244	94	SEG <sub>13</sub>	-2106	-1245	144	SEG <sub>63</sub>	1894	-1245
45	V 3	-3481	1244	95	SEG <sub>14</sub>	-2026	-1245	145	SEG <sub>6</sub> 4	1974	-1245
46	V 2	-3721	1244	96	SEG <sub>15</sub>	-1946	-1245	146	SEG <sub>6.5</sub>	2054	-1245
47	V 2	-3801	1244	97	SEG <sub>16</sub>	-1866	-1245	147	SEG <sub>6 6</sub>	2134	-1245
48	V 2	-3881	1244	98	SEG <sub>1/</sub>	-1786	-1245	148	SEG <sub>67</sub>	2214	-1245
49	NC	-4064	1070	99	SEG <sub>18</sub>	-1706	-1245	149	SEG <sub>6 8</sub>	2294	-1245
50	V 1	-4064	910	100	SEG <sub>19</sub>	-1626	-1245	150	SEG <sub>69</sub>	2374	-1245




PAD No.	Terminal	X=( μ m)	Y=( μ m)
151	SEG 70	2454	-1245
152	SEG 71	2534	-1245
153	SEG 72	2614	-1245
154	SEG 73	2694	-1245
155	SEG 74	2774	-1245
156	SEG 75	2854	-1245
157	SEG 76	2934	-1245
158	SEG 77	3014	-1245
159	SEG 78	3094	-1245
160	SEG 79	3174	-1245
161	C 47	3254	-1245
162	C 46	3334	-1245
163	C 45	3414	-1245
164	C 44	3494	-1 <b>24</b> 5
165	C 43	3574	-1245
166	C 42	3654	-1245
167	C 41	3734	-1245
168	C 40	3814	-1245
169	NC	3974	-1245
170	NC	4063	-1017
171	NC	4063	-857
172	NC	4063	-697
173	C 39	4063	-537
174	C 3 B	4063	-457

PAD №	Terminal	X=( μ m)	Y=( μ m)
175	C 37	4063	-377
176	C 36	4063	-297
177	C 35	4063	-217
178	C 34	4063	-137
179	C 33	4063	-57
180	C 32	4063	23
181	C 31	4063	103
182	C 30	4063	183
183	C 29	4063	263
184	C 28	4063	343
185	C 27	4063	423
186	C 26	4063	503
187	C 25	4063	583
188	C 24	4063	663
189	NC	4063	743
190	СОМІ	4063	823
191	NC	4063	903
192	OSC 1	4063	983
193	RES	4063	1063
ALIGNMENT	ALIGNMENT A1	4082	1270
AL I GNMENT	ALIGNMENT A2	-4083	1270
AL I GNMENT	ALIGNMENT B1	-4083	-1251
AL I GNMENT	ALIGNMENT B2	4082	-1251
		1	



#### ■ BLOCK DIAGRAM





# ■ TERMINAL DESCRIPTION

No.	Symbol	1/0	Function								
2,3, <b>4</b> , 31,32,33	V DD	Power	V DD =+5V.( Less than 4.5V should be apply When voltage tripler using.)								
8,9,10, 13,14,15	Vss	GND	V ss =0V								
50,51,52 46,47,48 43,44,45 40,41,42 37,38,39	V 1 V 2 V 3 V 4 V 5	Power	CD Driving Voltage Supplying Terminal. If internal voltage tripler does not se, supply each level from outside maintained following relation.  V ▷□ ≧ V □ ≧ V □ ≧ V □ ≧ V □ ≧ V □  then internal power supply is on, internal circuits generated and supply llowing LCD bias voltage to V □ ~ V □ terminals.  Term. V □ V □ V □ V □ V □ V □ V □ V □ V □ V								
16,17,18 19,20,21 22,23,24 25,26,27	C1 <sup>1</sup> C1 <sup>-</sup> C2 <sup>1</sup> C2 <sup>-</sup>	0	ep up capacitor connecting terminals.  case of tripler operation, connect the capacitor between C1 * and C1 *,  and C2 .  case of doubler operation, connect the capacitor between C2 * and C2 *,  nnect C2 * to C1 *, and C1 * should be open.								
28,29,30	Vout	0	ep up voltage output terminal. Connect the capacitor between this terminal d V $_{\rm SS}$ .								
34,35,36	VR	ı	Voltage adjust terminal. V $_5$ level is adjusted by external bleeder resistance connect between V $_{DD}$ and V $_5$ terminal.								
12 11	T 1 T 2	1	LCD bias voltage control terminals.   T								
7	A0	_	Connect to the Address bus of MPU. The data is distinguished Display Data or Instruction by this signal.  A0 H L  Dist. Display Data Instruction								
193	RES	ı	Reset terminal. When the RES terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of RES.								
6	cs	1	Chip select terminal. Data input is available by during "L" state of CS.								
5	SI	-	Serial data input terminal.								
1	SCL	l	Serial data clock signal input terminal. SI data input at the rise edge of SCL in successively. It convert to the parallel data at the 8th SCL clock rise edge.								
192	OSC 1	I	System clock input terminal for Maker testing. This terminal should be open.								



No.	Symbol	1/0			Fu	nctio	n						
53 ~ 68	C 0 C 1 6	0	<ul> <li>Segment</li> <li>Segment</li> </ul>	Segment output terminals.  Segment output terminal (SEG o to SEG 79)  Segment driving output terminals. The following output voltage is selected by combination of FR and data in the RAM.									
73 ~ 80	~ C₂₃			RAM Output Voltage									
81	SEG o			Data FR Normal Reverse									
~	~			н	Н	<b>V</b> DD	<b>V</b> 2	]					
160	SEG 7 9				L	<b>V</b> 6	<b>V</b> 3	]					
188	C 24			L	Н	<b>V</b> 2	V DD						
~ 173	~ C₃₃		Į į		L	V a	V s	J					
168 ~ 161	C 40 ~		Common	Common Output Terminal (C o to C 47)  Common driving output terminals. The following output voltage is selected by combination of FR and common scanning data.									
101	047			Scan da	ata	FR Outpu	t Voltage	]					
				Н		Н	<b>V</b> 6	]					
						<b>L</b>	<b>V</b> dd						
				L	$\vdash$	<u>H</u>	V 1						
			L			<u>L</u>	V 4	J					
190	СОМІ	0	con common output terminal. con common output when Icon Display instruction execution.										
			Icon	Icon Display ON Icon Display OFF									

(Terminals 49,69,70,71,72,169,170,171,172,189,191 are NC)



#### Functional Description

# (1) Description for each blocks

#### (1-1) Line Counter

The Line Counter is reset at the FR signal changing and counts up by synchronizing common signal cycle and generate the line address which addressing the read out line of Display Data RAM.

#### (1-2) Column Address Counter

The column address counter is 8-bit presettable counter which addressing the column address as shown in Fig. 1. This counter increments (+1) up to (AO)  $_{\rm H}$  when the Display Date Write instruction is executed. This counter auto-increments (+1) up to (AO)  $_{\rm H}$  but accessing to the display data RAM over than (4F)  $_{\rm H}$  is forbidden.

Furthermore, this counter is independent with the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM correspondence to the Segment Driver.

#### (1-3) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the data by changing the page, the page address set instruction is required. Page address "6"(D  $_2$  =D  $_1$  ="H" and D  $_0$  ="L") is Icon RAM area, the data only for the D  $_0$  is valid.

#### (1-4) Display Data RAM

Display Data RAM consists of 3,920 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). The each bit in the Display Data RAM correspond to the each dot of the LCD panel and control the display by following bit data.

When Normal Display : On="1" , Off="0" When Inverse Display : On="0" , Off="1"

The Display Data RAM output 80 bit parallel data addressed by the line counter, and these data are set into the Display Data Latch.

This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rewriting.

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig. 1.

#### (1-5) Common and Segment Driver Assignment

The scanning order can be assigned by setting A  $_3$  of the Output Assignment Register as shown Table  $^4$ 

The location of Segment Drivers are fixed at any time.

Table 1

Register			COM Output Terminals								
4.0	PAD No.	53	80	161	188						
A3	Pin name	C o	C 23	C 47	C 2 4						
0	>	COM23<	COMO	COM24	>COM47						
1	·	COM24	>COM47	COM23<	COMO						

The Icon display is regardless with this function, therefore the Icon Display instruction must be executed when the Icon display is needed. In this time, the Icon display driver COMI is fixed to COM 48 timing regardless the other Common Driver assignment.






Fig.1 Correspondence with Display Data RAM and Address (COMI can be used in case of 1/49 duty set,)



## (1-6) Reset Circuits

The NJU6561 performs following initialization when the RES input is put on the "L" level.

#### Initialization

- Display Off (1)
- 2 Normal Display(Non-inverse display)
- Icon Display Reset
- (4) ADC Select : Normal (ADC Instruction D o ="0")
- (5) Read Modify Write Mode Off
- (6) Internal Power supply(Step up) circuits Off
- (7) Clear the serial interface register
- (8) Set the address (00) H to the Column Address Counter
- (9) Set the page "0" to the Page Address Register
- (18) Select the D 3 of the Output Assignment Register to "0"
- (11) Set the EVR register to (00) H

The RES terminal connect to the Reset terminal of MPU to reset at same time as shown in "MPU Interface Example". The reset signal require over than 10us RES="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of RES signal, the normal operation is starting. In case of the internal power supply(Step up) circuits do not use, the RES terminal must be "L" when external power supply turn on. RES="L" input reset internal register and set above default, but oscillation circuits are no influence.

No initialization by RES when power turns on, will make Hung up condition, therefore please initialize by the RES when power turns on. By the reset Instruction performs only ® through ® mentioned in

The noise into the RES terminal should be cared when of the application design to avoid the error function.

#### (1-7) LCD Driving

#### (a) LCD Driving Circuits

NJU6561 incorporate 129 LCD Drivers like as 80 Segment drivers, 48 Common drivers and 1 Icon common driver. 48 Common drivers incorporate the shift register which scanning the common display signal. The combination among the Display data, COM scan signal and FR signal define the LCD driving output voltage. The output wave form is mentioned in the Fig. 7.

## (b) Display Data Latch Circuits

Display Data Latch stores 80-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver. The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

# (c) Line Counter and Latch signal of Latch Circuits

The clock for Line Counter and latch signal for the Latch Circuits are generated from display clock(CL). The line address is renewed by synchronizing with display clock and 80 bits display data are latched into display latch circuits synchronizing with display clock then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

# (d) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR ( refer to Fig.2 ). The Frame Signal FR has a function to generate the two frame alternative driving method waveform for the LCD panel.



#### (e) Common Timing Generation

The common timing is generated by display clock CL (refer to Fig.2).




Fig. 2 Waveform of Display Timing

#### (f) Oscillation Circuits

The Oscillation Circuits which incorporates the oscillating resistance R and capacitance C, is a low power CR oscillator and it is used as display timing signal source and the clock for step up circuits for LCD driving. The oscillation circuits output frequency is divided by 8 which is used as display clock CL.

#### (g) Power Supply Circuits

Internal Power Supply Circuits generate the High voltage and Bias voltage which required by the LCD. The power Supply Circuits consist of Step up(Tripler or Doubler) Circuits, Regulation Circuits, and Voltage Follower. Though the internal Power Supply designed for small size LCD panel, therefore it will not use for the large size LCD panel application. If the contrast is no good in those application, please use external power supply supplied more high current.

The suitable values of the capacitors connecting to the V1 to V5 terminals, the step up circuit and the feedback resistors for V5 operational amplifier depend on the LCD panel. And the power consumption in the LCD panel is changeable with the display patarn. Therefore a trial with actual module should be practiced.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the step up circuits, regulation circuits, voltage follower circuits are off. In this time, the bias voltage of V  $_1$ , V  $_2$ , V  $_3$ , V  $_4$ , and V  $_6$  for the LCD supply from outside, terminals C1  $^+$ , C1  $^-$ , C2  $^+$ , C2  $^-$ , and VR are open, and V  $_{0.0.T}$  connect to the V  $_6$  terminal — The status of internal power supply can select by T  $_1$  and T  $_2$  terminal. The external power supply can be used together with some of internal power supply function.


			(*:D	(*:Don't Care)			
T 1	Τ₂	Step up	Voltage Adj.	Buffer (V/F)	Ext. Pow Supply	C1+,C1-,C2+,C2-	VR Term
L	*	0	0	0	-		
Н	L	×	0	0	Vоит	OPEN	
Н	Н	×	×	0	V 5 ,V OUT	OPEN	OPEN

When  $(T_{\perp}, T_{\perp})=(H, L)$ , the terminal for step up circuit of C1  $^+$ ,C1  $^-$ C2  $^+$ ,C2 are open due to the step up circuits doesn't work and supply the LCD driving voltage to the V  $_{0.0.7}$  terminal from outside. And in case of  $(T_{\perp}, T_{\perp})=(H, H)$ , terminals for step up circuit and VR are open, Connect the V  $_{6}$  terminal and


 $V_{\rm out}$ , and supply the LCD driving voltage from outside due to the Step up circuit and Voltage adjust circuits are stop its operation.

O Examples for application circuits of the internal Power Supply


(1)None of the internal power supply functions.



(2) All of the internal power supply functions. (Step up, Voltage Adj., Buffer(V/F))



(3)Some of the internal power supply functions. (Voltage Adjust., Buffer(V/F))



(4)Some of the internal power supply functions. ( Buffer(V/F))

st  $\otimes$ : These switches should be open during the power save mode.



# (2) Instruction

The NJU6561 distinguishes the signal on the 8-bit serial input data (D  $\tau$  to D  $_{0}$ ) by combination of A0. The NJU6561 is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock.

The data input as MSB first serially.

The Table. 4 shows the instruction codes of the NJU6561.

Table 4. Instruction Code

	, , , , , , , , , , , , , , , , , , , ,	Τ				Cod	е		-			
	Instruction	A0	D 7	D 6	D.	D.	D a	D	م ا	1	D o	Description
(1)	Display ON/OFF	0	1	0	1	0	1	1	1		0	LCD Display ON/OFF
				L		1		İ			1	0:OFF 1:ON
(2)	Page Address Set	0	1	0	1	1	*	P	age	,		Set the page of DD RAM
							1	1 /	Add	res	SS	to the Page Add. Register
(3)	Column Address Set	0	0	0	0	1	F	ligh	OIC	der	•	Set the Higher order 4 bits
	High Order 3bit			<u> </u>				Colui	nn.	Α	dd.	Column Address to the Reg.
(4)	Column Address Set	0	0	0	0	0		.owe	r o	rde	er	Set the Lower order 4 bits
	Lower Order 4bit		li	<u>L.</u> .	İ	1		uloC	nn.	A	dd.	Column Address to the Reg.
(5)	Write Display Data	1			W	rite	Data					Write the data into the
												Display Data RAM
(6)	ADC Select	0	1	0	1	0	0	0	0	П	0	Set the DD RAM vs Segment
							1		l		1	0:Normal 1:Inverse
(7)	Normal or Inverse	0	1	0	1	0	0	1	1	╗	0	Inverse the On and Off Display
	of On/Off Set				L					ı	1	0:Normal 1:Inverse
(8)	Whole Display On	0	1	0	1	0	0	1	0	Т	0	Whole Display Turns On
		<u></u>			Ĺ						1	0:Normal 1:Whole Disp. On
(9)	Icon Display	0	1	0	1	0	1	0	1	Т	0	Set the Duty Ratio
					L.	<u> </u>		Ĺ			1	0:No Icon 1:With Icon
(10)	Read Modify Write	0	1	1	1	0	0	0	0	ı	0	Increment the Column Add.
						<u> </u>						Register when writing
(11)	End	0	1	1	1	0	1	1	1		0	Release from the Read
						<u> </u>			L			Modify Write Mode
(12)	Reset	0	1	1	1	0	0	0	1	Ī	0	Initialize the internal Circuits
(13)	Output Assignment	0	1	1	0	0	Аз	*	*	1	*	Set the scanning order of common
	Register Set						L		l			drivers to the Register
(14)	Internal Power	0	0	0	1	0	0	1	0		0	0:Int. Power Supply Off
	Supply On/Off										1_	1:Int. Power Supply On
(15)	LCD Driving Voltage	0	1	1	1	0	1	1	0	T		Set LCD Driving Voltage after the
												internal(external) power supply is
	Set											turned on
(16)	EVR Register Set	0	1	0	0	0	Se	tting	Da	ıta	$\neg$	Set the V s output level to
											[	the EVR register
(17)	Power Save	0	1		1	0	1	1	1	T	0	Set the Power save Mode
<u></u> i	(Dual Command)	0	1	0	1	0	0	1	0	ŀ	1	

(\*:Don't Care)



# (3) Explanation of Instruction Code

## (a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

Α0	Dγ							D o
0	1	0	1	0	1	1	1	D

D 0: Display Off 1: Display On

# (b) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected. The access in the Display Data RAM is available by setting the page and column address(Refer the Fig. 1.). The display is no influence by changing the page addressed. Page 6 is a loon display data area which available only for the D  $_{\circ}$ .

A0	D،							Dο	
0	1	0	1	1	*	A 2	Αı	Α ο	(*:Don't Care)

<b>A</b> 2	Α :	Α .	Page
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6



#### (c) Column Address

When MPU access the Display Data RAM, page address set(refer(b) in front page) and column address set are required before the data writing. The column address set performs twice address setting of higher order 4 bits and lower order 4 bits. When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting. This counter auto-increments up to (A0) H, but accessing to the display data RAM over than (4F) H is forbidden.

After writing 1 page data, page address setting is refuired due to page address increase automatical.

	A0	D <sub>7</sub>							D。
Higher Order	0	0	0	0	1	<b>A</b> 7	<b>A</b> 6	А ь	A 4
Lower Order	0	0	0	0	0	<b>А</b> з	<b>A</b> 2	<b>A</b> 1	Αο

Α,	<b>A</b> 6	A 5	А₄	Аз	<b>A</b> 2	Αı	Αο	Column Address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
0	1	0	0	1	1	1	1	4F


## (d) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM. The column address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without any address setting after the start address setting.

Α0	D , D .
1	WRITE DATA

#### (e) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.



D 0: Clockwise Output (Normal)

1: Counterclockwise Output (Inverse)



## (f) Normal or Inverse On/Off Set

This instruction set the normal or inverse turn on and turn off for whole display. The contents of Display Data RAM is no changed by this instruction execution.

A0	D۶							D o
0	1	0	1	0	0	1	1	D

D 0: Normal RAM data "1" correspond to "On"
1: Inverse RAM data "0" correspond to "On"

## (g) Whole Display On

This instruction executes the all pixel terns on regardless the contents of the Display Data RAM. In this time, the contents of Display Data RAM is no change and is kept. This instruction takes over precedence over the "Normal or Inverse On/Off Set Instruction".

A0	Dτ							Dο
0	1	0	1	0	0	1	0	D

D 0: Normal Display

1: Whole Display turns on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits put on the power save mode(refer to the (p) Power Save).

## (h) Icon Display

This instruction set the 1/49 duty for the Icon Display. The COMI terminal operate as COM  $_{48}$  and output the icon display data stored in D  $_{\odot}$  of Display Data RAM page 6(refer to the Fig. 1).

Α	0	D 7							D º
0		1	0	1	0	1	0	1	D

D 0: 1/48 Duty 1: 1/49 Duty

# (i) Read Modify Write

This instruction set the Read Modify Write Mode which performs the column address increment. During the Read Modify Mode, the column address increase "1" automatically when the Display Data Write Instruction is executed, but the address is no change when the Display Data Read Instruction is executed.

This status is continued during End instruction execution. When the End instruction is entered the column address back to the address where the Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.


A0	D 7							Do
0	1	1	1	0	0	0	0	0


Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.



#### (i) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.





#### (k) Reset

This instruction executes the following initialization.

#### Initialization

- Set the Address (00) H to the Column Address Counter.
- 2 Set the page 0 to the Page Register.
- 3) Select the D 3 of the Output Assignment Register to 0.
- (4) Set (00) H to the EVR Register for the contrast control.

In this time, there are no influence to the Display Data RAM.

A0	D,							<b>D</b> 0
0	1	1	1	0	0	0	1	0

The reset signal input to the RES terminal must be required for the initialization when the power terns on. Substitution of Reset Instruction for the reset signal input to the RES terminal is not allowed.

## (I) Output Assignment Register


This instruction sets the Common Driver scanning order.

A0	D,	·		·				D o	
0	1	1	0	0	А з	*	*	*	(*:Don't Care)

A 3: Set the Common Driver scanning order.(refer to 1-6)

#### (m) Internal Power Supply

This instruction set the internal Power Supply On/Off. Step up circuits, Voltage Regulator and Voltage Follower are activated when set the On. To operate the step up circuits, the operation of oscillation circuits is required.



D 0: Internal Power Supply Off

1: Internal Power Supply On

The internal Power Supply must be Off when external power supply using.



(n)LCD Driving Voltage Set

This instruction sets LCD driving voltage V1 to V4 and output LCD driving waveform through the COM/SEG terminals.


A0	D،							Do
0	1	1	1	0	1	1	0	1

NJU6561 contains operational amplifiers for LCD bias voltage V1 to V4. These amplifiers current are reduced in order to realize low power consumption. Because of this reduction, LCD driving voltage V1 to V4 might be unstable just after the internal power supply is turned on. LCD Driving Voltage Set instruction is prepared for this unstableness.

## LCD driving power supply ON/OFF sequences


The following sequences are required when the power supply is tuned on/of.

When the power supply is tuned on again after the turn off (by the power save instruction), the power save release sequence mentioned in (s) is required.



- \*1 This instruction is required in both cases of the internal and external power supply.

  Until "LCD driving voltage Set" execution, NJU6561 operating current is higher than usual state and all COM/ SEG terminals output V DD level continuously except LCD driving waveform.
- \*2 The wait time depends on the C  $_3$  to C  $_7$ , C  $_{00\,T}$  capasitors((4) (d)Fig.4), V  $_{00}$  and V  $_{LCO}$  voltage. Therefore a test on actual module should be practiced. Refer to the following graph.





## (o) EVR Register Set

This instruction set the LCD Display contrast which is controlled by the voltage adjust circuits. When this instruction execute, the internal Electrical Variable Resistor(EVR) to change the V  $_6$  output voltage, generate, one voltage from 16 voltage state. The range of V  $_6$  output level can be adjusted by the external resistance. For more detail, please refer to the "(4)(b) Voltage Adjust Circuits".

A0	D۶							Do
0	1	0	0	0	Аз	<b>A</b> 2	Αı	Αο

<b>A</b> 3	A 2	<u> </u>	Α .	<b>V</b> LCD
0	0	0	0	Low
	:			
	:			
1	1	1	1	High

When EVR doesn't use, set the EVR register to (0,0,0,0).


# (p) Power Save(Dual Command)

When both of Display Off and Whole Display On are executed, the internal circuits put on the power save mode and the operating current is reduced as same as stand by current.

The internal status in the Power Save Mode is as follows;

- Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- 2 Stop the LCD driving. Segment and Common drivers output V DD level.
- 3 Keeping the display data and operating mode as before the power save mode.
- (4) All of LCD driving bias voltage fixed to the V DD level.

The power save and its release should be performed according to the following sequences.




- \*1 Power save mode requires dual-instruction. After the second instruction" whole Display ON", the power save mode starts.
- \*2 In the power save release sequence, the Display ON instruction should be performed after the Normal Display instruction. The power save mode is released after the Normal Display instruction.
- \*3 Until "LCD driving voltage set" execution, NJU6561 operating current is higher than usual state and all COM/SEG terminals output V DD level continuously except the LCD driving waveform.
- \*4 In case of external bleeder resistors, cut current on these resistors electrically and fix them to V DD or float them before the power save mode or at the same time. At this time V ODT terminal should be floated or connected to the lowest voltage level of the system.
- \*5 In case of the external power supply, it should be turned off before the power save mode or at the same time, and V out terminal should be floated or connected to the lowest voltage of the system.



# (4) Internal Power Supply

## (a) Voltage tripler

Three times negative voltage(V  $_{00}$  common) of the voltage V  $_{00}$  -V  $_{88}$  is output from V  $_{00\,T}$  terminal when connecting three capacitor between C1  $^+$  and C1  $^-$ , C2  $^+$  and C2  $^-$ , V  $_{88}$  and V  $_{00\,T}$ . In case of the voltage doubler operation, connect the two capacitor between C2  $^+$  and C2  $^-$ , V  $_{88}$  and V  $_{00\,T}$ , then connect the C1  $^+$  and C2  $^+$  terminals. Step up circuits like as Voltage Tripler or Doubler using a oscillation circuits output as its clock signal, therefore, the oscillation circuits operation is required when step up operation. The voltage relation regarding the step up circuits is shown in below. When voltage tripler operation, the operation voltage V  $_{00}$  should be less than 4.5V.



#### (b) Voltage Adjust Circuits

The step up voltage of  $V_{\,0\,U\,T}$  output from  $V_{\,6}$  through the voltage adjust circuits. The output voltage of  $V_{\,6}$  is adjusted by changing the Ra and Rb within the range of  $|V_{\,6}| < |V_{\,0\,U\,T}|$ . The output voltage can calculated by the following formula.




Fig. 3

Where, the V REG is a constant voltage in the NJU6561 like as V REG≒ 2.2V.

To adjust the output voltage from  $V_6$ , connect the variable resistance among VR,  $V_{00}$  and  $V_6$  as shown in Fig. 3. When fine tuning for  $V_6$  is needed, combine with the fixed resistance of R1, R3 and variable resistance of R2 is recommended as shown in Fig. 3.

Design example for R1, R2 and R3 (referrence)

- R1+R2+R3=5M Ω (Determined by the current flown between V DD -V 5)
- Variable voltage range by the R2. -2.5V ~ -4.5V (V DD -V 5→ 7V ~ 9V)
   (Determined by the LCD electrical characteristics)
- R1, R2 and R3 are calculated by above conditions and the formula of ① to mentioned below;

R1=1.222M  $\Omega$ 

R2=0.349M Ω

R3=3.428M  $\Omega$ 

The voltage adjust circuits has a temperature coefficient against the  $V_{REG}$  output. If necessary, please connect the thermistor to the voltage adjust circuits serially.

To avoid the noise trouble, short wiring or sealed wiring is required for VR terminal input due to the VR terminal is high impedance.




# (c) Contrast Adjustment by using the EVR function

To use EVR function, the LCD driving voltage of  $V_{\,6}$  which controls LCD display contrast can adjust by the instruction. The EVR function is executed to set the 4 bits data into the EVR resistor and determine the one output voltage status out of 16 prefixed voltage status.

When execute the EVR function, set the  $T_{\perp}$  and  $T_{\perp}$  except the "H, H" and execute the Internal Power Supply On instruction.

[ External parts constants setting example when EVR function using / reference ]



(1) Determine the V 5 voltage range controlled by EVR.

The range of V s

(2) Determine the Rb.

Rb = [The range of 
$$V_{5}$$
] /  $I_{REF}$ 

(16status I REF = 2.15 
$$\mu$$
 A constant current)

Rb = 
$$2V/2.15 \mu A = 0.93M \Omega$$

(3) Adjust the Ra

$$Ra = \frac{V_{REG}}{([LCD Driving Voltage]-V_{REG})/Rb}$$


Ra = 
$$\frac{2.2 \text{ V}}{(7\text{V}-2.2\text{V})/0.93\text{M }\Omega}$$
 = 0.43M  $\Omega$ 


# (4) Adjust the Ra

Adjust the Ra to good contrast of LCD display after the (D  $_3$  ,D  $_2$  ,D  $_1$  ,D  $_0$ ) of EVR register set to (1, 0, 0, 0) or (0, 1, 1, 1). When the EVR using, Ra use a variable resistance and contrast adjustment mentioned in (4) for each chip is required due to the I REF is simple constant current source.

<u>Whe</u>n the EVR function does not use, the (D  $_3$  ,D  $_2$  ,D  $_1$  ,D  $_0$ ) of EVR register set to (0, 0, 0, 0) by the RES signal or the EVR Register Set instruction.

\*)  $V_{REG}$ ,  $I_{REF}$  depends on the voltage between  $V_{DD}$  and  $V_{OUT}$ , the operating temperature. Please refer to the following graphs.








## (d) LCD Driving Voltage Generation Circuits


The LCD driving bias voltage of V  $_1$  ,V  $_2$  ,V  $_3$  ,V  $_4$  are generated internally to divide the V  $_6$  voltage by the bleeder resistance. And its supply to the LCD driving circuits after convert the impedance.

As shown in Fig. 4. Five capacitors are required for each LCD driving voltage terminal as a voltage stabilizing. And the value of capacitors C3, C4, C5, C6 and C7 determine by combine with the actual LCD panel.

Using the internal Power Supply

Using the external Power Supply





Reference set up value

 $V_{xx}=V_{xx}-V$  5  $\rightleftharpoons$  7  $\sim$  9 V item value

Cout 4.7  $\sim$  10 μF
C1.C2 C3 to C7
R1 1.222MΩ
R2 0.349MΩ
R3 3.428MΩ

Fig. 4

- \*1 Short wiring or sealed wiring is required for the VR terminal due to the high impedance of VR terminal.
- \*2 Following connection of V out is required when external power supply using.

When Vss >V 6 - Vout =V 6

When Vss≦V5 - Vout =Vss




#### (5) MPU Interface

#### (5-1) Interface type and the operation

NJU6561 is interfaced by using the serial interface.

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminals set to CS="L". The 8 bits shift register and 3 bits counter are reset to the initial condition in no chip selection period. The data input from SI terminal are MSB first like as the order of D  $\tau$  to D  $\tau$  and the data are entered into the shift register synchronized at the rise edge of the serial clock SCL. The data in the shift register are converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction for the serial input data is executed by the A0 input which take into the LSI at the 8th serial clock rise edge, or, A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or CS terminal becomes "H" in spite of the data less then 8 bits, NJU6561 recognizes wrong data as a instruction data. Therefore 8bits data is required for the input data. The time chart for the serial interface is shown in Fig. 5. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface .




# (5-2) Access to the Display Data RAM and Internal Register.

The NJU6561 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.

Therefore high speed data transmission between MPU and NJU6561 is available because of the limitation of access time of NJU6561 locking from MPU is just determined by the cycle time only which ignored the access time of tacc and tas of Display Data RAM. If the cycle time can not be kept in the MPU operation, NOP operation cycle which equivalent to the waiting operation is useful.



#### (5-3) Chip Select

CS is Chip Select terminal. The Chip Select is executed by the setting of CS="L". Only the select mode, the interface with MPU is available. In the non select period, A0, SI and SCL input are put on the disable state, and, the shift register and counter are reset. The reset input is regardless with the condition of CS.



#### ABSOLUTE MAXIMUM RATINGS

(Ta=25 °C)

			u-20 0 )
PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	<b>V</b> DD	- 0.3 ~ + 7.0 - 0.3 ~ + 4.5 (used Tripler)	٧
Supply Voltage (2)	<b>V</b> 6	V <sub>DD</sub> -13.5 ~ V <sub>DD</sub> +0.3	٧
Supply Voltage (3)	V1~V4	V <sub>5</sub> ~ V <sub>DD</sub> +0. 3	٧
Input Voltage	VIN	- 0.3 ~ V <sub>DD</sub> +0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	င
Storage Temperature	Tstg	- 55 ~ + 125(Chip) - 55 ~ + 100(TCP)	°C

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) All voltage values are specified as V  $_{ss}$  = 0 V.
- Note 3) The relation :  $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$ ;  $V_{DD} > V_{SS} \ge V_{OUT}$  must be maintained.
- Note 4) Decoupling capacitor—should be connected—between V DD—and—V ss—due to the stabilized operation for the voltage converter.

# ■ ELECTRICAL CHARACTERISTICS (1)

 $(V_{DD} = 5V \pm 10\%, V_{SS} = 0V, Ta = -20 \sim +75 ^{\circ}C)$ 

PARAM	ETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	Note
Operating	Recommend	<b>V</b> DD			4. 5	5. 0	5. 5	٧	
Voltage(1)	Available	<b>V</b> DD			2. 4		5. 5		5
	Recommend	. V <sub>5</sub>		•	V <sub>DD</sub> -13. 5		V <sub>DD</sub> -3. 5		
Operating	Available	V 5			V <sub>DD</sub> -13. 5			l	l
Voltage(2)	Available	<b>V</b> <sub>1</sub> , <b>V</b> <sub>2</sub>	V <sub>L CD</sub> =V <sub>DD</sub> -V <sub>6</sub>		V <sub>DD</sub> -0. 6xV <sub>LCD</sub>		<b>V</b> <sub>DD</sub>	\ \ \ \ \	
	Available	V3, V4			V <sub>5</sub>	Vot	-0. 4xVLCD		
	1	Vinci	AO, CS, RES, SI, SCL		0. 7xV <sub>DD</sub>		<b>V</b> DD		
Input		V <sub>1HC2</sub>	Terminals	V <sub>DD</sub> =2. 7V	0. 8xV <sub>DD</sub>		V <sub>DD</sub>	.	
Voltage	2	VILCT			Vss		0. 3xV <sub>DD</sub>	۷	
		VILC2		V <sub>DD</sub> =2. 7V	Vss		0. 2xV <sub>D</sub>	1	
Input Leaka	ge Current	lei	All input te	rminals	-1.0		1. 0	uA	
Driver On-re	nsistanca	Ront	Ta=25°C	V <sub>LCD</sub> =13.5V		2. 0	3. 0		
Dilver on-re	esistance	RONZ		V <sub>L CD</sub> =8. 0V		3. 0	4. 5	kΩ	6
Stand-by Cui	Stand-by Current		during Powersaye Mode			0. 05	5. 0	uA	
Operating Current los		10012	Display			28	45		7
		10014	V <sub>LCD</sub> =8. 0V	V <sub>DD</sub> =2. 7V		16	25	uA	
		10021	Accessing fcyc=200kHz			350	500		8
		10022	T Gy C-ZUUK HZ	V <sub>DD</sub> =2. 7V		170	240	uA	

# ■ ELECTRICAL CHARACTERISTICS (2)

PARA	METER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNIT	Note
Input Terminal Capacitance		Cın	AO, CS, RES, SI, SCL, T1, T2 Ta=25°C			10		pF	
0:11-+:				V <sub>DD</sub> =5. 0V	15	18	21	kHz	
USCIIIATI	on Frequency	fosc	Ta=25°C	V <sub>DD</sub> =2. 7V	11	16	21	KHZ	
	Input	V <sub>DD 1</sub>	V <sub>DD</sub> -V <sub>SS</sub>		2. 4		5. 5	٧	
	Voltage	ADD 5	V <sub>DD</sub> -V <sub>SS</sub> used Tripler		2. 4		4. 5		9
	Output Volt.	<b>V</b> ou t	V <sub>SS</sub> -V <sub>LCD</sub> , used Tripler		-9.0			٧	
	On -resistance	RTRI	V <sub>DD</sub> =3V;C=4.7uF used Tripler			600	1000	Ω	
Voltage	Adjustment range of LCD Driving Volt	Vout	Tripler Circu	V <sub>DD</sub> =13. 5		V <sub>DD</sub> -5. 0	٧	10	
Tripler	Voltage Follower	V <sub>5</sub>	Voltage Adjus Ci	V <sub>DD</sub> −13. 5		V <sub>DD</sub> -5. 0	٧		
	Operating Current	Гоита	Von=4. 5V, VLC	V8=a		70	T. B. D.		
		lours	COM/SEG Term	ı, Open,		30	T. B. D.	mA	11
		Гоита	No Access Display chec	k. pattern		25	T. B. D.		
	Voltage Reg.	VREG	V <sub>DD</sub> -V <sub>ou</sub> ,=9V; T	V <sub>DD</sub> -V <sub>ou</sub> ₁=9V; Ta=25°C		2. 2	T. B. D.	٧	12
	Reference Current	IREF	V <sub>DD</sub> -V₀∪₁=9V;Ta=25°C		1. 50	2. 15	2. 80	uA	

- Note 5) NJU6561 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.
- Note 6) R on is the resistance values between power supply terminals(V 1, V 2, V 3, V 4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).
- Note 7,8,11)Apply to current after "LCD Driving Voltage set".
- Note 7) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.
- Note 8) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as I DODIX.
- Note 9) Supply voltage (V DD) range for internal Voltage Tripler operation.
- Note 10) LCD driving voltage V <sub>6</sub> can be adjusted within the voltage follower operating range.
- Note 11) Each operating current of voltage supply circuits block is specified under below table conditions.


Status		tus		External Voltage			
SYMBOL	T1	Т2	Internal	Voltage	Voltage	Voltage	Supply (Input
	Oscillator		Tripler Adjustment		Follower	Terminal)	
10011	L	*	Validity	Validity	Validity	Validity	Unuse
I 0 U T 2	Н	L	Validity	Invalidity	Validity	Validity	Use(Vout)
Гоитз	Н	Н	Validity	Invalidity	Invalidity	Validity	Use(Vout, V5)


\* = Don't Care


Note 12)Apply to the precision of Voltage on each EVR steps.



# MEASUREMENT BLOCK DIAGRAM







# ■ ELECTRICAL CHARACTERISTICS (3)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	t <sub>R</sub>	RES Terminal	1. 0			us	13
Reset "L" Level Pulse Width	tew	RES Terminal	10			us	14

Note 13) Specified from the rising edge of RES to finish the internal circuit reset.

Note 14) Specified minimum pulse width of RES signal. Over than t RW "L" input should be required for correct reset operation.



#### ■ MPU INTERFACE TIMING CHARACTERISTICS



(V DD =5.0V ± 10%, Ta=-20 ~ 75 °C)

PARAMET	FR	SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock cycle	<u> </u>	tscyc	500	<del>  "'^</del>	CONDITION	01111
SCL "H" pulse width	SCL Terminal	tshw	150	<del></del>	1	
SCL "L" pulse width		tsıw	150		1	ł
Address Set Up Time	10 7	tsas	120		1	ļ
Address Hold Time	AO Terminal	tsah	200		1	ns
Data Set Up Time	SI Terminal	tsos	120		1	
Data hold Time	SI TERMINAT	t <sub>sph</sub>	50		]	į
CS-SCL Time	CS Terminal	tess	30		1	1
US-SUL TIME	US Terminat	tcsн	400		1	Į
Rise Time, Fall Time	SCL, AO, CS SI, Terminals	tr, tr		15		


(V DD =2.7V ~ 4.5V. Ta=-20 ~ 75 °C)

			14 00 -Z	/ V · · · · · · · · · · · · · · · · · ·	5v, ra=-∠u ~	13 0
PARAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock cycle		tscyc	1000			
SCL "H" pulse width	SCL Terminal	tsnw	300		1	
SCL "L" pulse width		tsiw	300		1	
Address Set Up Time	10 T : 1	tsas	250		7	
Address Hold Time	AO Terminal	tsah	400		7	ns
Data Set Up Time	01.7	tsos	250			l
Data hold Time	SI Terminal	tson	100		1	
CS-SCL Time	CS Terminal	tcss	60			İ .
OS-SOL FINE	US Terminal	tcsii	800			
Rise Time, Fall Time	SCL, AO, CS SI, Terminals	t,,tı		15		

- Note 15) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.
- Note 16) Each timing is specified based on  $0.2xV_{\ DD}$  and  $0.8xV_{\ DD}$ .



## ■ LCD DRIVING WAVEFORM





#### **■** APPLICATION CIRCUIT

·Microprocessor Interface Example

NJU6561 is interfaced by using the serial interface.

Therefore minimum wiring for the MPU interface is available.

