

PRELIMINARY

# 12-CHARACTER 1-LINE DOT MATRIX LCD CONTROLLER DRIVER

#### ■ GENERAL DESCRIPTION

The NJU6467 is a Dot Matrix LCD controller driver for 12-character 1-line with icon display in single chip.

It contains CR oscillator, serial interface circuits, instruction decoder controller, character generator ROM/RAM, high voltage operation common and segment drivers.

The CR oscillator incorporates C and R, therefore no external components for oscillation are required.

The serial interface circuits which operate by 1MHz, can be connected directly to serial port of the micro-processor.

The character generator consists of 7,680 bits ROM and 32 x 5 bits RAM.

The 17-common (16 for character, 1 for icon) and 30-segment drives up to 12-character 1-line, and the icon common driver display up to 24 icons.

#### PACKAGE OUTLINE



NJU6467F

#### **■** FEATURES


- 12-character 1-line Dot Matrix LCD Controller Driver
- Maximum 24 icon Display (Using COMMK)
- Serial Interface with Microprocessor
- Display Data RAM 12 x 8 bits : Maximum 12-character 1-line Display
- Character Generator ROM 7,680 bits: 192 Characters for 5 x 7 Dots
- Character Generator RAM 32 x 5 bits : 4 Patterns( 5 x 7 Dots )
- Icon Display RAM 5 x 5 bits: 24 Icons
- High Voltage LCD Driver: 17-common / 30-segment
- Duty Ratio : 1/18 Duty
- Useful Instruction Set : Clear Display, Return Home, Display ON/OFF Cont, Cursor ON/OFF Cont,

Display Blink, Cursor Shift, Character Shift


- Power On Initialize / Hardware Reset Function
- Oscillation Circuit On-chip
- Low Power Consumption -- (50 µA MAX.)
- Operating Voltage --- 2.4 to 3.6 V (Except LCD Driving Voltage)
- Package Outline --- QFP 64 / TQFP 64
- C-MOS Technology



#### ■ PIN CONFIGURATION



# **■ BLOCK DIAGRAM**





# ■ TERMINAL DESCRIPTION

PAD NO.	SYMBOL	F U N C T I O N
6	<b>V</b> DD	Power Source ( + 3V )
16	Vss	Power Source ( 0V)
1~5	<b>V</b> 5~ <b>V</b> 1	LCD Driving Voltage Output
14 15	OSC 1 OSC 2	Oscillation Frequency Adjust Terminals. Normally open. (Oscillation C and R are incorporated, fosc=45kHz) For external clock operation, the clock should be input on OSC1.
8	RS	Register Selection Signal Input ( Pull-up Resistance On-chip ) "O": Instruction Register ( Writing ) Busy Flag, Address Counter ( Reading ) "1": Data Register ( Writing / Reading )
9	R/W	Read/Write Selection Signal Input ( Pull-up Resistance On-chip ) "O": Write, "1": Read
11	SCL	Shift Clock Input of Serial date transfer.
10	CS	Chip Select Signal Input of Serial date transfer.
12	SIO	Serial Data I/O of Serial date transfer.
56~63 18~25	COM <sub>9</sub> ~COM <sub>1</sub>	LCD Common Driving Signal output terminals.
64	COMMK	Icon Display Common Driving Signal output terminals.
26~55	SEG 1~SEG30	LCD Segment Driving Signal output terminals.
7	RESET	Reset Terminal. When the "L" level input over than 1.2ms to this terminal, the system will be reset ( fosc=45kHz ).
13	TEST	Maker testing terminal. Normally Open.
17	NC	Non connect.



# FUNCTIONAL DESCRIPTION

# (1) Description for each blocks

#### (1-1) Register

The NJU6467 incorporates two 8-bit registers, an Instruction Register (IR) and a Data Register(DR). The Register(IR) stores instruction codes such as "Clear Display" and "Return Home", and address data for Display Data RAM(DD RAM), Character Generator RAM(CG RAM) and Icon Display RAM(MK RAM).

The MPU can write the instruction code and address data to the Register(IR), but it cannot read out from the Register(IR).

The Register(DR) is a temporary stored register, the data stored in the Register(DR) is written into the DD RAM, CG RAM or MK RAM and read out from the DD RAM, CG RAM or MK RAM.

The data in the Register (DR) written by the MPU is transferred automatically to the DD RAM, CG RAM or MK RAM by internal operation.

When the address data for the DD RAM, CG RAM or MK RAM is written into the Register(IR), the addressed data in the DD RAM, CG RAM or MK RAM is transferred to the Register(DR). By the MPU read out the data in the Register(DR), the data transmitting process is performed completely.

After reading the data in the Register(DR) by the MPU, the next address data in the DD RAM, CG RAM or MK RAM is transferred automatically to the Register(DR) to provide for the next MPU reading.

These two registers are selected by the selection signal RS as shown below.

Table 1. shows register operation controlled by RS and R/W signals.

Table 1. Register Operation

RS	R/W	Selected Register	Operation
0	0	I D	Write
0	1	in in	Read busy flag(DB7) and address counter(DB0~DB6)
1	0	ND.	Write (Register(DR) to DD RAM, CG RAM or MK RAM)
1	1	DR	Read (DD RAM, CG RAM or MK RAM to Register(DR))

#### (1-2) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag (BF) is "1", and any instruction reading is inhibited.

The busy flag (BF) is output at DB, when RS="0" and R/W="1" as shown in Table 1.

The next instruction should be written after the busy flag(BF) goes to "0".

# (1-3) Address Counter (AC)

The address counter(AC) addressing the DD RAM, CG RAM and MK RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to Counter(AC). The selection of either the DD RAM, CG RAM or MK RAM is also determined by this instruction.

After writing (or reading) the display data to (or from) the DD RAM, CG RAM or MK RAM, the Counter (AC) increments (or decrements) automatically.

The address data in the Counter(AC) is output from DB $_6\sim$ DB $_0$  when RS="0" and R/W="1" as shown in Table 1.



# (1-4) Display Data RAM (DD RAM)

The display data RAM (DD RAM) consists of 12 x 8 bits stores up to 12-character display data represented in 8-bit code.

The DD RAM address data set in the address counter(AC) is represented in Hexadecimal.



The relation between DD RAM address and display position on the LCD is shown below.

1 2 3 4 5 6 7 8 9 10 11 12 
$$\leftarrow$$
 Display Position
1st
Line 00 01 02 03 04 05 06 07 08 09 0A 0B  $\leftarrow$  DD RAM address

COM<sub>1</sub>  $\sim$  COM<sub>8</sub>  $\sim$  COM<sub>15</sub>

When the display shift is performed, the DD RAM address changes as follows:

(Left Shift Display) 2 5 6 7 8 10 11 12 03 05 06 07 80 09 OA. 0B 00 ( Right Shift Display ) 2 3 5 7 8 9 10 11 12 05 0A 0B 01 02 03 04 06 07 80 09

# (1-5) Character Generator ROM (CG ROM)

00

The Character Generator ROM (CG ROM) generates 5 x 7 dots character pattern represented in

The storage capacity is up to 192 kinds of 5 x 7 dots character pattern.

The correspondence between character code and standard character pattern of NJU6467 is shown in Table 2.

User-defined character patterns (Custom Font) are also available by mask option.



Table 2. CG ROM Character Pattern ( ROM version -01 )

$\overline{}$		1		Table		11011					JM VEI						
		Upper 4-bit (Hexadecimal)															
		0		2	3	4	5	6	7			A	В	С	D	E	F
	0	CG RAM (01)					:	٠.						;		::::	<b>:::</b> :
	1	(02)			1.			-:::	:			:::			::		:::
	2	(03)		::	:::			:::				:	·	111	.:: <b>:</b>	:::::	::::
	3	(04)			:		::	:	:::.			:	::;;	::	::::	::	::::
	4	(01)			:::		•••••		1			٠,		<b>:</b> -	***		::::
	5	(02)		•••	•:			::::	ii			::				:::	
cimal)	6	(03)			<b>:</b> ::		•••		::							:::	::
( Hexade	7	(04)		:	:		:::	:!	<u></u>			·;;	:::::	.::	:::	:;	:::
Lower 4-bit ( Hexadecimal	8	(01)		•••					:::			.:	-:::			.:"	::::
Lower	9	(02)				::		:	:::			::::	•		:::	·· :	·!
	A	(03)		: <u> </u> :	##								:::				::::
	В	(04)			::				•			.:	<b>:</b> .			∷	:-:
	С	(01)		:	•:							***	:.:			:::	
	D	(02)		••••	*****			<b>!</b> ::				.:.		•••		:	
	Е	(03)		::	•		•••	<b>!</b> ":	••••						•,••		
	F	(04)					••••	::::	••••			:::	`!	•:	:::		*****

Character code (1X)<sub>H</sub>,(8X)<sub>H</sub>,(9X)<sub>H</sub> don't exist.



# (1-6) Character Generator RAM (CG RAM)

The character generator RAM ( CG RAM ) can store any kind of character pattern in 5 x 7 dots written by the user program to display user's original character pattern and icon data. The CG RAM can store 4 kind of character in 5 x 7 dots mode or 2 kind of character in 5 x 7 dots mode and icon data.

To display user's original character pattern stored in the CG RAM, the address data  $(00)_{\rm H}$  -  $(03)_{\rm H}$  should be written to the DD RAM as shown in Table 2.

Table 3. show the correspondence among the character pattern, CG RAM address and Data.

Table 3. Correspondence of CG RAM address, DD RAM character code and CG RAM character pattern( 5 x 7 dots ).

Character Code (DD RAM Data)	CG RAM Address	Character Pattern (CG RAM Data)	
7 6 5 4 3 2 1 0 Upperbit Lowerbit	5 4 3 2 1 <u>0</u> Upper Lower	7 6 5 4 3 2 1 0 Upperbit Lowerbit	
0000*000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	* * * * * * * * * * * * * * * * * * *	Character Pattern Example (1) ←Cursor Position
0000*001	0 0 1 0 0 0 1 0 0 1 0 1 0 1 0 1 0 1	* * * * * 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Character Pattern Example (2) ←Cursor Position
	0 0 0	* * *	
			*: Don't Care
0000*111	111011	* * *	


- Notes: 1. Character code bit 0, 1 correspond to the CG RAM address 3, 4(2bits:4 patterns).
  - 2. CG RAM address 0 to 2 designate character pattern line position. The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 8th line should be "0". If there is "1" in the 8th line, the bit "1" is always displayed on the cursor position regardless of cursor existence.
  - Character pattern row position correspond to the CG RAM data bits 0 to 4 are shown above.
  - 4. CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and it is addressed by character code bits 0 and 1. Therefore, the address  $(00)_{\rm H}$ ,  $(04)_{\rm H}$ ,  $(08)_{\rm H}$  and  $(0C)_{\rm H}$  select the same character pattern as shown in Table 2.
  - 5. "1" for CG RAM data corresponds to display On and "0" to display Off.



# (1-7) Icon Display RAM (MK RAM)

The NJU6467 can display not only 5 x 7 bits character pattern but also maximum 24 icons. The icon can be displayed by writing bit "1" to each data bit 0 to 4 in the address from  $(60)_{\rm H}$  to  $(64)_{\rm H}$  of MK RAM.

The icon display data is not affected except MK RAM writing and display ON/OFF instruction. The relation between MK RAM address and icon display position on the LCD is fixed even if the display shift is executed. The relation is shown below:



NOTE: The 604 corresponds bit 4 of (60)H in MK RAM.

Segment terminal number corresponding to the icon display position

				Segr	nen'	t Te	erm	ina	l No	٥.		
Above the 1st to 6th Character	2	4	7	9	12	14	17	19	22	24	27	29
Above the 7st to 12th Character	3	5	8	10	13	15	18	20	23	25	28	30

MK RAM address and data corresponding to the icon display position

MK RAM		bits for icon display position												
address	DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB₄	DB₃	DB2	DB1	DΒο						
60н	*	*	*	Mı	M <sub>2</sub>	Мз	M4	Ms						
61н	*	*	*	M <sub>6</sub>	M <sub>7</sub>	Me	Me	M <sub>10</sub>						
62н	*	*	*	M <sub>11</sub>	M <sub>12</sub>	M <sub>13</sub>	M <sub>14</sub>	M <sub>15</sub>						
63н	*	*	*	M <sub>16</sub>	M <sub>17</sub>	M <sub>18</sub>	M <sub>19</sub>	M <sub>20</sub>						
64н	*	*	*	M <sub>21</sub>	M <sub>22</sub>	M <sub>23</sub>	M <sub>24</sub>	*						

NOTE: When the icon display function using, the system should be initialized by the software initialization because of the MK RAM does not initialize except the software initialization.



# (1-8) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM, MK RAM and other internal circuits operation.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

# (1-9) LCD Driver

LCD driver consist of 17-common driver and 30-segment driver.

When the line number is selected by a program, the required common drivers output the common driving waveform and the other common drivers output non-selection waveform automatically.

The 30 bits of character pattern data are shifted in the shift-register and latched when the 30 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.

# (1-10) Cursor Blinking Control Circuit

This circuits controls cursor On/Off and the cursor position character blinks.

The cursor or blinks appear in the digit residing at the DD RAM address set in the address counter (AG).

When the address counter is (08) H. a cursor position is shown as follows:

← Display position 3 5 6 8 10 11 12 1-Line 01 02 03 04 DD RAM address 00 05 06 | 07 | 08 | 09 | 0A | 0B Display † Cursor position (Hexadecimal)

Note: The cursor or blinks also appear when the address counter (AC) selects the CG RAM. But the displayed cursor and blink are meaningless.

If the AC storing the CG RAM address data, the cursor and blink are displayed in the meaningless position.




# (2) Power on Initialization by internal circuits

# (2-1) Initialization By Internal Reset Circuits

The NJU6467 is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed. During the Internal power on initialization, the busy flag (BF) is "1" and this status is kept 10 ms after V<sub>DP</sub> rises to 2.4V.

Initialization flow is shown below:





If the condition of power supply rise time described in the Electrical Characteristics is not satisfied, the internal Power On Initialization Circuits will not operated and initialization will not performed.

In this case the initialization by MPU software is required.

# (2-2) Initialization By Hardware

The NJU6467 incorporates RESET terminal to initialize the all system. When the "L" level input over than 1.2ms to the RESET terminal, reset sequence is executed. In this time, busy signal output during 10ms after RESET terminal goes to "H".







# (3) Instructions

The NJU6467 incorporates two registers, an Instruction Register (IR) and a Data Register(DR). These two registers store control information temporarily to allow interface between NJU6467 and MPU or peripheral ICs operating different cycles. The operation of NJU6467 is determined by this control signal from MPU. The control information includes register selection signals (RS), read/write signals (R/W) and data I/O signals (DB<sub>0</sub> to DB<sub>7</sub> by SIO terminal).

Table 4. Table of Instructions

1ab	e 4	•	<u> Table</u>	<u> </u>	<u>Ins</u>	truc	t i on:	<u>s</u>				
			(	)	0	D	Ε					EXEC
INSTRUCTIONS		R/W	$DB_7$		DBs	DB4	DВз	$DB_2$	$DB_1$	$DB_0$	DESCRIPTION	TIME
Maker Testing	0	0	0	0	0	0	0	0	0	0	All "0" code is using for maker	-
											testing.	
Clear Display	0	0	0	0	0	0	0	0	0	1	Display clear and sets DD RAM	2.89ms
											address 0 in AC.	
Return Home	0	0	0	0	0	0	0	0	1	*	Sets DD RAM address 0 in AC and	223us
											returns display being shifted to	
	i										original position.	
											DD RAM contents remain unchanged	222
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and	223us
											specifies shift of display are	
											performed in data read/write.	
											I/D=1:Increment, I/D=0:Decrement	
											S=1:Accompanies display shift	
Display On/Off	0	0	0	0	0	0	1	D	C	В	Sets of display On/Off(D),	223us
											cursor On/Off(C) and blink of	
Control											cursor position character(B).	
Cursor or	0	0	0	0	0	1	S/C	R/L	*	*	Moves cursor and shifts display	312us
											without changing DD RAM contents	
Display Shift											S/C=1 : Display shift	
											S/C=0 : Cursor shift	
											R/L=1: Shift to the right	
	_										R/L=0 : Shift to the left	
Non Operation	0	0_	0	<u> </u>		*	*	*	*	*	Non operation.	-
	0	0	0_	_1_	*	*	*	*	*	*	0 1 00 044 00 044 1 47 044	-
Set RAM Address	0	0	1	<del>-</del>		A	ddre	SS		-→	Sets DD RAM, CG RAM and MK RAM	223us
											address.	
Read Busy Flag	0	1	BF	<b>—</b>			AC			<b>→</b>	Reads busy flag and AC contents.	0us
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,											BF=1 : Internally operating	
& Address											BF=0 : Can accept instruction	
Write Data to	1	0	<b>—</b>	— Wi	rite	Dat	a (D	D RA	M) -	-→	Writes data into DD, CG or MK	223us
CG & DD RAM	1	0	*	*	*		Wri			<b>→</b>	RAMs	
							(C	G RA	M)			
	1	0	*	*	*	+	Wri	te D	ata	<b>→</b>	1	
							(M	K RA	M)			
Read Data from	1	1	<b>4</b>	- 1	Read	Dat	a (D				Reads data from DD, CG or MK	312us
CG or DD RAM	1	1	*	*	*	+		ad D		<b>→</b>	RAMs	
								G RA				
	1	1	*	*	*	+		ad D		<b>→</b>		
								K RA				·
Explanation of								CG	RAM	: Chai	racter generator RAM	
		RAM :										
Abbreviation	AC	: Add	dress	s col	unte	r us	ed f	or b	oth	of DD.	CG and MK RAMs	

<sup>\* =</sup> Don't care



# (3-1) Description of each instructions

#### (a) Maker Testing

R/W DB7 DBe DB<sub>5</sub> DB<sub>4</sub> DВз DB<sub>2</sub> DB<sub>1</sub> DBo Code 0 0 0 0 0 0 0 0 0 0

All "0" code writing twice is using for device testing mode (only for maker). Therefore, please do not normally use this instruction.

#### (b) Clear Display

	RS	R/W	DB7	D86	DB5	DB₄	DВз	DB <sub>2</sub>	DB 1	DBo	
Code	0	0	0	0	0	0	0	0	0	1	l

Clear display instruction is executed when the code "1" is written into  $DB_0$ . When this instruction is executed, the space code (20) $_{\rm H}$  is written into every DD RAM address, the DD RAM address 0 is set into the address counter and entry mode is set increment.

If the cursor or blink are displayed, they are returned to the left end of the LCD.

The S of entry mode does not change, the contents of CG  $R\dot{A}M$  and MK RAM do not change either.

Note: The character pattern for character code (20)<sub>H</sub> must be blank code in the user-defined character pattern(Custom font).

# (c) Return Home

	RS	R/W	DB7	DBe	DB <sub>5</sub>	DB4	DВз	DB <sub>2</sub>	DB 1	DBo	
Code	0	0	0	0	0	0	0	0	1	*	* = Don't care

Return home instruction is executed when the code "1" is written into DB1. When this instruction is executed, the DD RAM address 0 is set into the address counter. Display is returned its original position if shifted, the cursor or blink are returned to the left end of the LCD, if the cursor or blink are on the display.

The DD RAM contents do not change.



# (d) Entry Mode Set

	RS	R/W	DB7	DBe		DB₄		DB2	DB 1	DBo
Code	0	0	0	0	0	0	0	1	1/D	S

Entry mode set instruction which sets the cursor moving direction and display shift On/Off, is executed when the code "1" is written into  $DB_2$  and the codes of (I/D) and (S) are written into  $DB_1(I/D)$  and  $DB_0(S)$ , as shown below.

(I/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAM writing.

I/D	Function
1	Address increment: The address of the DD RAM, CG RAM or MK RAM increment (+1) when the read/write, and the cursor or blink move to the right.
0	Address decrement: The address of the DD RAM, CG RAM or MK RAM decrement (-1) when the read/write, and the cursor or blink move to the left.
S	Function
1	Function  Entire display shift. The shift direction is determined by I/D.: shift to the left at I/D=1 and shift to the right at the I/D=0. The shift is operated only for the character, so that it looks as if the cursor stands still and the display moves The display does not shift when reading from the DD RAM and writing/readininto/from CG RAM.



# (e) Display On/Off Control


		R/W								
Code	0	0	0	0	0 -	0	1	D	C	В

The Display On/Off control instruction which controls the whole display On/Off, the cursor On/Off and the cursor position character blink, is executed when the code "1" is written into  $DB_3$  and the codes of (D), (C) and (B) are written into  $DB_2(D)$ ,  $DB_1(C)$  and  $DB_0(B)$ , shown below.

1	Display On.
0	Display Off. In this mode, the display data remains in the DD RAM so that it is retrieved immediately on the display when the D change to 1.

C		Fun	ction	
1	Cursor On. The	cursor is displ	ayed by 5 dots o	on the 8th line.
0	Cursor Off. Eve	en if the display	data write, the	e I/D etc does not change.

В	Function
1	The cursor position character is blinking. Blinking rate is 540ms at fosc=45kHz for 12-character 1-line. The cursor and the blink can be displayed simultaneously.
0	The character does not blink.



Character Font 5 x 7 dots

(1) Cursor display example







Alternating display

(2) Blink display example



# (f) Cursor/Display Shift


	RS	R/W	DB7	DBe	DB <sub>5</sub>	DB4	DВз	DB2	DB 1	DBo	
Code	0	0	0	0	0	1	S/C	R/L	*	*	* = Don't care

Cursor/Display shift instruction shifts the cursor position or display to the right or left without writing or reading display data. This function is used to correct or search the display.

The contents of address counter(AC) does not change by operation of the display shift only. This instruction is executed when the code "1" is written into DB<sub>4</sub> and the codes of (S/C) and (R/L) are written into DB<sub>3</sub>(S/C) and DB<sub>2</sub>(R/L) as shown below.

S/C	R/L	Function
0	0	Shifts the cursor position to the left ((AC) is decremented by 1)
0	1	Shifts the cursor position to the right ((AC) is incremented by 1)
1	0	Shifts the entire display to the left and the cursor follows it.
1	1	Shifts the entire display to the right and the cursor follows it.

#### (g) Set RAM Address



Set RAM address instruction is set the address data written to DD RAM, CG RAM and MK RAM to the address counter (AC). After this instruction execution, the writing/reading is performed into/from the RAM written.

#### RAM Address

DD RAM 1st Line : from (00) # to (0B) # CG RAM 4 characters : from (40) # to (5F) # MK RAM 24 icons : from (60) # to (64) #

# (h) Read Busy Flag & Address

	RS	R/W	DB7	DBe	DBs	DB₄	DВз	DB <sub>2</sub>	DB 1	DBo	
Code	0	1	BF	A	A	A	A	A	A	A	
				←High	her or	der bi	t	Lower	rorde	r bit→	•

This instruction reads out the internal status of the NJU6467. When this instruction is executed, the busy flag (BF) which indicate internal operation is read out from DB<sub>7</sub> and the address of the CG RAM, DD RAM and MK RAM is read out from DB<sub>6</sub> to DB<sub>0</sub> (the address for the CG RAM, DD RAM or MK RAM is determined by the previous instruction).

(BF)="1" indicates that internal operation is in progress. The next instruction is inhibited when (BF)="1". Check the (BF) status before the next write operation.




# (i) Write Data to DD RAM, CG RAM or MK RAM

	RS	R/W	DB7	DBe	DB <sub>5</sub>	DB4	D <b>B</b> 3	D <b>B</b> 2	DB 1	DBo	
Code	1	0		] [	l	DD RAM	data				(DD RAM)
			<del>&lt;  </del>  ligh	er ord	er bi	t		Lower	order	bit→	
_	RS	R/W	DB7	DBe	DBs	DB₄	рВз	DB2	DB <sub>1</sub>	DBo	
Code	1	0	*	*	*		CG	RAM d	ata		(CG RAM)
						←High orde	er r bit		Lower order	bit	
_	RS	R/W	DB7	DBe	DB <sub>5</sub>	DB4	DВз	DB2	DB 1	DB <sub>o</sub>	
Code	1	0	*	*	*		MK	RAM d	ata ,		(MK RAM)
						←High orde	er r bit		Lower order	 bit	* = Don't care

By the execution of this instruction, the RAM data of CG RAM, DD RAM or MK RAM is written into the CG RAM, DD RAM or MK RAM.

The selection of the RAM is determined by previous instruction (the RAM written must be selected before). After this instruction execution, the address increment (+1) or decrement (-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

# (j) Read Data to DD RAM, CG RAM or MK RAM



The CG RAM, DD RAM or MK RAM is determined by previous instruction.

Before executing this instruction, either the CG RAM address set, DD RAM address or MK RAM set must be executed, otherwise the first read out data are invalidated.

When this instruction is serially executed, the next address data is normally read from the second read.

The address set instruction is not required if the cursor shift instruction is executed just beforehand (only DD RAM reading). The cursor shift instruction has same function as the DD RAM address set.

After reading the RAM, the address increment or decrement is executed automatically according to the entry mode. But display shift does not occur regardless of the entry mode.




Note: The address counter(AC) is automatically incremented or decremented by 1 after write instruction to either of the DD RAM, CG RAM or MK RAM. Even if the read instruction is executed after this instruction, the addressed data can not be read out correctly. For a correct data read out, either the address set instruction or cursor shift instruction (only with DD RAM) must be implemented just before this instruction or from the second time read out instruction execution if the read out instruction is executed 2 times consecutively.

# (3-2) Initialization using the internal reset circuits

Display On/Off Control and Entry Set Instruction must be executed before the data input, as shown below.


The DD RAM of the NJU6467 can store up to 12 characters, as explained before, therefore the advertising moving display is available when combined with the display shift operation.

Since the display shift operation changes only display position and the DD RAM contents remain unchanged, display data which are entered first can be output when the return home operation is performed.



#### (3-3) Initialization by instruction

If the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6467 must be initialized by the following routine.






# (4) LCD DISPLAY

# (4-1) Power Supply for LCD Driving

In order to generate LCD driving waveform, the NJU6467 required external bleeder resistance. The bleeder resistance must be changed according to the duty ratio as shown below.

LCD Driving Voltage vs Duty Ratio

Power	Duty Ratio	1/16				
supply	Bias					
	V <sub>1</sub>	V <sub>DD</sub> to 1/5V <sub>LCD</sub>				
	V <sub>2</sub>	V <sub>DD</sub> to 2/5V <sub>LCD</sub>				
	<b>V</b> <sub>3</sub>	V <sub>DD</sub> to 3/5V <sub>LCD</sub>				
	V <sub>4</sub>	VDD to 4/5VLCD				
	<b>V</b> 5	V <sub>DD</sub> to V <sub>LCD</sub>				



(a) 1/5 Bias (1/18 Duty)


# (4-2) Relation between oscillation frequency and LCD frame frequency.

As the NJU6467 incorporate oscillation capacitor and resistance for CR oscillation, 45kHz oscillation is available without any external components.

The LCD frame frequency example mentioned below is based on 45kHz oscillation.

(1 clock = 22.2 us)

# 1/18 duty



1 frame =  $22.2(us) \times 30 \times 18 = 12.0(ms)$ Frame frequency = 1/12.0(ms) = 83.3(Hz)



# (5) Serial Interface with MPU


Serial interface circuit is activated when the chip select terminal (CS) goes to "L"level. The data input/output is MSB first like as the order of  $DB_7$ ,  $DB_6 \cdots DB_0$ .

The input data is entered into the shift register synchronized at the rise edge of the serial clock SCL. The shift register converted to parallel data at the CS rise edge input. In case of entering over than 8-bit data, valid data is last 8-bit data.

The output data is exited from the shift register synchronized at the fall edge of the serial clock SCL.

The time chart for the serial interface is shown below.

Note: The level ("L" or "H") of RS and R/W terminals should be set before CS terminal goes to "L" level.







#### ■ ABSOLUTE MAXIMUM RATINGS

( Ta=25℃ )

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	· <b>V</b> <sub>DD</sub>	- 0.3 ~ + 7.0	٧
Supply Voltage (2)	V <sub>5</sub>	$V_{DD}$ -13.5 ~ $V_{DD}$ +0.3	٧
Input Voltage	VIN	- 0.3 ~ V <sub>DD</sub> +0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	ဗ
Storage Temperature	Tstg	- 55 ~ + 125	r

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) Decoupling capacitor should be connected between  $V_{\rm DD}$  and  $V_{\rm SS}$ ,  $V_{\rm DD}$  and  $V_{\rm S}$  due to the stabilized operation for the LSI.
- Note 3) All voltage values are specified as  $V_{ss}$  = OV
- Note 4) The relation: V<sub>DD</sub>≧V<sub>SS</sub>, V<sub>DD</sub>≧V<sub>1</sub>≧V<sub>2</sub>≧V<sub>3</sub>≧V<sub>4</sub>≧V<sub>5</sub>, V<sub>SS</sub>=0V must be maintained. Turn on V<sub>DD</sub> and V<sub>5</sub> at same time or turn on V<sub>DD</sub> first then turn on V<sub>5</sub> must be required. If the turn on sequence does not meet above conditions, latch up will occur.

# **ELECTRICAL CHARACTERISTICS**

( V<sub>DD</sub>=3V±20%, V<sub>ss</sub>=0V, Ta=-20~+75℃)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	NOTE
Operating Voltage (1)	<b>V</b> <sub>DD</sub>		2.4		3.6	٧	
Operating Voltage (2)	V <sub>5</sub>		V <sub>DD</sub> -	-	V <sub>DD</sub> -	v	
			3.0		13.5	_	
Input Voltage	V <sub>1H</sub>		0.8V <sub>DD</sub>		<b>V</b> <sub>DD</sub>	v	5
Imput vortage	VIL				0.2V <sub>DD</sub>	٧	ິ
Output Voltage	Vон	-l <sub>он</sub> =0.205mA	2.0			٧	6
Output vortage	Vol	lor=1.6mA			0.5	۷	0
Driver On-resist.(COM)	Rсом	±la=10uA(All com.term.)			20		•
Driver On-resist.(SEG)	Rseg	±l <sub>d</sub> =10uA(All seg.term.)			30	kΩ	9
Input Leakage Current	Li	$V_{\rm IN}=0 \sim V_{\rm DD}$	- 1		1	uA	7
Pull-up Resistance Current	<b>- </b> <sub>P</sub>	V <sub>DD</sub> =3V	10	25	50	uA	
Operating Current	lod	V <sub>DD</sub> =3V, f <sub>OSC</sub> =Internal freq			50	uA	8
Oscillation Frequency	fosc	V <sub>DD</sub> =3V, Ta=25℃	25	45	70	kHz	
Output Current	15	V <sub>DD</sub> =V <sub>ci</sub> =3V			50	uA	




# Note 5) Input/Output structure except LCD driver are shown below:

# Input Terminal Structure PHOS PHOS

CS,SCL Terminals (No Pull-Up MOS)

RS,R/W,RESET Terminals
(Pull-Up MOS)

# Input/Output Terminal Structure



SIO Terminal

- Note 6) Apply to the Output and Input/Output Terminal.
- Note 7) Except pull-up MOS current and output driver current.
- Note 8) Except Input/output current.

  If the input level is medium, current consumption will increase due to the penetration current. Therefore, the input level must be fixed to "H" or "L".
- Note 9) The relation:  $V_5 = -10.5V$ ,  $V_4 = -7.8V$ ,  $V_3 = -5.1V$ ,  $V_2 = -2.4V$ ,  $V_3 = 0.3V$ ,  $V_{DD} = 3.0$



# · Serial Interface Sequence

( V<sub>DD</sub>=3V±20%, V<sub>SS</sub>=0V, Ta=-20~+75℃)

PAR	AMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock	Cycle Time	toyce	1			μs
Serial Clock	"High" level	tscн	700			ns
Width	"LOW" level	tscl	300		7	ns
Serial Clock	rise and fall Time	tscr, tscr		20		ns
Chip Select P	ulse Width	PWcs	500			ns
Chip Select S	etup Time	tesu	40			ns
Chip Select H	old Time	t <sub>cн</sub>	20		fig.1	ns
Chip Select r	ise and fall Time	tcsm,tcsm		20	118.1	ns
Setup Time	RS, R/W - CS	tas	40			ns
Address Hold	Time	tah	20			ns
Serial Input	Data Setup Time	tsisu	60		1	ns
Serial Input Data Hold Time		tsin	40			ns
Serial Output	Data Delay Time	tson		700		ns
Serial Output	Date Hold Time	tsoн	40			ns

·SIO Load Condition : CL=100pF







fig.1 The timing characteristics of the serial bus write/read operating sequence.



# • The Input Condition when using the Hardware Reset Circuit




PARAMETER	SYMBOL	CONDITION	MIN	MAX	UNIT
Reset Input "L" Level Width	trsL	fosc=45kHz	1.2	-	ms

# • Power Supply Condition when using the internal initialization circuit(Ta=-20~+75°C)

PARAMETER	SYMBOL	CONDITION	MIN	MAX	UNIT
Power Supply Rise Time	trdd		0.1	5	ms
Power Supply OFF Time	toff		1		

Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case initialize by instruction. (Refer to initialization by the instruction)





toff specifies the power off time in a short period off or cyclical on/off.





# LCD DRIVING WAVE FORM

1/18 Duty Driving









5



# ■ APPLICATION CIRCUITS

12-Character 1-Line With Icon Display Example

