

PRELIMINARY

# 80 OUTPUT POSITIVE VOLTAGE BIT MAP LCD SEGMENT DRIVER

## ■ GENERAL DESCRIPTION


The NJU6458 is a 80 output positive voltage bit map LCD segment diver to display graphics or characters combine with master common driver.

It contains 2,560 bit display data RAM, microprocessor interface circuits, instruction decoder, and 80-segment driver.

The bit image display data sent from 8- or 16-bit MPU are stored in the display data RAM and drives segment of Dot Matrix LCD Panel synchronized with the master common timming.

Furthermore, the wide operating voltage  $(2.4\sim6.0\text{V})$ and low operating current are useful apply to the battery operated items.

# **■ PACKAGE OUTLINE**



NJU6458F



NJU6458C

#### ■ FEATURES


- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 2,560 bits (80 x 8 x 4)
- Direct Interface with 8- or 16-bit MPU (Both of 68 and 80 type MPU can connect directly)
- Read Out From the Display Data RAM
- 80-segment Driver
- Programmable Duty Ratio ; 1/16 or 1/32 Duty
- Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Display Data RAM Address Set, Status Read, Display Starting Line Set, Static Drive ON/OFF, Duty Ratio Setting, and Read Modify Write

- Low Power Consumption
- Operating Clock --- External 2KHz(TYP)
- Operating Voltage --- 2.4V ~ 6.0V
- $\bullet$  LCD Driving Voltage --- 3.0V  $\sim$  13.5V
- Package Outline --- QFP 100 / Chip
- C-MOS Technology




#### PIN CONFIGURATION






# **■ BLOCK DIAGRAM**





# ■ PAD LOCATION



Chip Center X=0um, Y=0um
Chip Size 4860um x 4160um
Chip Thickness 400um ± 30um
Pad Size 92um x 92um



# ■ PAD COORDINATES

Chip Size 4860um x 4160um(Chip Center X=0um, Y=0um)

No.	Terminal Name	X= (um)	Y=(um)
1	SEG,	-2130	-1865
2	SEG <sub>70</sub>	-1970	-1865
3	SEG.,	-1810	-1865
4	SEG.,	-1650	-1865
5	SEG <sub>67</sub>	-1490	-1865
6	SEG <sub>65</sub>	-1330	-1865
7	SEG.5	-1190	-1865
8	SEG.4	-1050	-1865
9	SEG <sub>63</sub>	- 910	-1865
10	SEG <sub>02</sub>	- 770	-1865
11	SEG <sub>61</sub>	- 630	-1865
12	SEG.	- 490	-1865
13	SEG <sub>59</sub>	- 350	
14	SEG <sub>58</sub>	- 210	-1865
15			-1865
16	SEG <sub>67</sub> SEG <sub>66</sub>	- 70	-1865
		70	-1865
17	SEG <sub>65</sub>	210	-1865
18	SEG.	350	-1865
19	SEG <sub>63</sub>	490	-1865
20	SEG <sub>52</sub>	630	-1865
21	SEG.,	770	-1865
22	SEG 50	910	-1865
23	SEG <sub>49</sub>	1050	-1865
24	SEG <sub>48</sub>	1190	-1865
25	SEG <sub>47</sub>	1330	-1865
26	SEG <sub>46</sub>	1490	-1865
27	SEG <sub>45</sub>	1650	-1865
28	SEG <sub>44</sub>	1810	-1865
29	SEG <sub>43</sub>	1970	-1865
30	SEG <sub>42</sub>	2130	-1865
31	SEG.,	2213	-1354
32	SEG <sub>40</sub>	2213	-1214
33	SEG <sub>39</sub>	2213	-1074
34	S E G 38	2213	- 934
35	SEG <sub>37</sub>	2213	- 794
36	S E G 3 6	2213	- 654
37	SEG <sub>35</sub>	2213	- 514
38	SEG <sub>34</sub>	2213	- 374
39	SEG <sub>33</sub>	2213	- 234
40	SEG <sub>32</sub>	2213	- 94
41	SEG <sub>31</sub>	2213	46
42	SEG30	2213	186
43	SEG <sub>29</sub>	2213	326
44	SEG <sub>28</sub>	2213	466
45	SEG <sub>27</sub>	2213	606
46	SEG <sub>26</sub>	2213	746
47	SEG <sub>25</sub>	2213	886
	SEG <sub>24</sub>	2213	1026
48			
48	SEG <sub>23</sub>	2213	1166

No.	Terminal Name	X= (um)	Y=(um)			
51	SEG21	2130	1865			
52	SEG20	1970	1865			
53	SEG <sub>19</sub>	1810	1865			
54	SEG <sub>18</sub>	1650	1865			
55	SEG <sub>17</sub>	1490	1865			
56	SEG <sub>16</sub>	1330	1865			
57	SEG <sub>15</sub>	1190	1865			
58	SEG <sub>14</sub>	1050	1865			
59	S E G <sub>13</sub>	910	1865			
60	SEG12	770	1865			
61	SEGII	630	1865			
62	SEG <sub>10</sub>	490	1865			
63	SEG,	350	1865			
64	SEG,	210	1865			
65	SEG,	70	1865			
66	SEG.	- 70	1865			
67	SEG.	- 210	1865			
68	SEG.	- 350	1865			
69	SEG₃	- 490	1865			
70	SEG <sub>2</sub>	- 630	1865			
71	SEG,	- 770	1865			
72	SEG.	- 910	1865			
73	Αo	-1050	1865			
74	CS	-1190	1865			
75	CL	-1330	1865			
76	E	-1490	1865			
77	R/W	-1650	1865			
78	Vss	-1810	1865			
79	DB。	-1970	1865			
80	DB₁	-2130	1865			
81	DB₂	-2213	1330			
82	DB₃	-2213	1190			
83	DB₄	-2213	1050			
84	DB₅	-2213	910			
85	DB₀	-2213	770			
86	DB,	-2213	630			
87	V <sub>DD</sub>	-2213	490			
88	RST	-2213	350			
89	FR	-2213	210			
90	VLCD	-2213	70			
91	V 3	-2213	- 70			
92	V <sub>2</sub>	-2213	- 210			
93	S E G 79	-2213	- 350			
94	S E G 78	-2213	- 490			
95	SEG77	-2213	- 630			
96	S E G 76	-2213	- 770			
97	S E G 76	-2213 - 910				
98	SEG <sub>74</sub>	-2213	-1050			
99	S E G 73	-2213	-1190			
100	SEG72	-2213	-1330			

<sup>\*</sup> Pad Size 92um x 92um



# ■ Terminal Description

No.	Symbol	Function
87	V <sub>DD</sub>	Power Supply : V <sub>DD</sub> =+5V
78	Vss	GND : Vss= OV
90, 91, 92	V <sub>LCD</sub> , V <sub>3</sub> , V <sub>2</sub>	LCD Driving Voltage Supplying Terminal. Following relation must be
		maintained. V <sub>LCD</sub> ≧V₃≧V₂≧V₅ѕ
74	<del>cs</del>	Chip Select Signal Input Terminal. Normally input the decoded signal
		of Address Bus Signal. Active "L".
75	CL	Display Data Latch Signal Input Terminal. The Line Counter also count
		up by this signal rising timing. The synchronized signal of the
		master commom driver is required.
76	E	<pre><when 68="" connect="" mpu="" the="" to="" type=""></when></pre>
	.—.	Connect to Enable Clock Input Terminal of 68 type MPU. Active "H".
	(RD)	<pre><when 80="" connect_to="" mpu="" the="" type=""></when></pre>
		Connect to RD Signal Input Terminal of 80 type MPU. Active "L"
	D /W	During this terminal is "L", the Data Bus is output state.
77	R/W	(When connect to the 68 type MPU)
		Connect to READ/WRITE Control Signal Input Terminal of 68 type MPU.  R/W H L
	(WR)	Status   Read   Write   <when 80="" connect="" mpu="" the="" to="" type=""></when>
	(III)	Connect to WR Signal connecting terminal of 80 type MPU. Active "L".
		The data on the Data Bus is fetch at the rising edge of this signal.
73	AO	Connect to the Address Bus of MPU. The data on the $D_0 \sim D_7$ is distin-
		guished between Display Data and Instruction by this signal.
		AO H L
		Data Display Data Instruction
79~86	D₀ <b>~</b> D <sub>7</sub>	Tri-state bilateral Data Bus. The data transmission between 8- or
/3~ 60	U <sub>0</sub> ~ U <sub>7</sub>	16-bit MPU and NJU6458 is executed by this Bus.
89	FR	Alternating signal for LCD Driving input terminal.
1~72	SEG₁,∼SEG₀	Segment output terminal. One output level out of $V_{LCD}$ , $V_3$ , $V_2$ , $V_{SS}$ is
93~100	SEG79~SEG72	selected by combination of FR and data of Display RAM.
		FR H L
		Data H L H L
		Output V <sub>LCO</sub> V <sub>3</sub> V <sub>88</sub> V <sub>2</sub>
88	RST	Reset and Interface type select terminal.
		The reset operation is performed by rise or fall edge of this signal.
		The input level after initialization selects the interface type of 68
		or 80 type of MPU.
		MPU Edge Input Level after Initialization
		68 Type Rise H
		80 Type   Fall   L



# Functional Description

### (1) Description for each blocks

## (1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag is output at  $D_7$  terminal when status read instruction is executed.

If enough cycle time over than  $t_{cyc}$  is kept, no need to check the busy flag.

# (1-2) Display Start Line Register

The Display Start Line Register is a pointer register which indicate the address in the Display Data RAM corresponded with  $COM_0$  (normally it display the top line in the LCD Panel). This register can use for scroll the screen, change the display page and so on.

The Display Start Line instruction set the display start address of the Display Data RAM represented in 5-bit to this register.

#### (1-3) Line Counter

The Display Start Address stored in the Display Start Line Register is set to the Line Counter when the FR signal input is chenging.

The Line Counter count up by synchronizing CL signal input and generate the line address which addressing the read out line of Display Data RAM.

# (1-4) Column Address Counter

The column address counter is 7-bit presettable counter which addressing the column address as shown as Fig. 1.

This counter increments "1" up to 50H when the Display Data Read/Write instruction is executed. The count up is stop at 50H (over 50H is non existing address) automatically by the count lock function.

Furthermore, this counter is independent with the Page Register.

# (1-5) Page Register

This register gives page address of Display Data RAM as shown Fig. 1.

When the MPU access the data by changing the page, the page address set instruction is required.

#### (1-6) Display Data RAM

Display Data Ram consist of 2,560 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rewriting.

The each bit in the Display Data RAM correspond to the each dot of the LCD panel.

0 n = "1"

Off = "0"

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown Fig. 1.

### (1-7) Timing Generator

This Generator generates the count up signal of Line Counter by the CL clock signal and preset signal for the Line Counter by the frame signal.

The LCD driving duty is dertermined by the CL clock and frame signal FR.

#### (1-8) Display Data Latch

Display Data Latch stores 80-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver.

The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.




Fig. 1. Correspondence with Display Data RAM and address (For example the display start line is 10th and 1/32 duty)



# (1-9) Segment Driver

The 80-Segment Driver outputs the 4-level of LCD driving voltage.

The output waveform is determined by the combination of the data in the Display Data Latch, Common Timing Generator and FR signal

# (1-10) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock and Frame Driving Signal FR. The Frame Driving Signal FR has a function to generate the 2 frame alternative driving method waveform for the LCD panel, and synchronizing the line counter and common timing generator to FR signal output LSI. Therefore, the FR signal must be 50% duty ratio clock signal which synchronized with the frame signal.

#### (1-11) Reset Circuits

The NJU6458 performs following initialization by detecting the rising or falling edge of the  $\overline{\text{RST}}$  input after the power turns on.

#### Initialization

- 1 Display Off
- ② Set the 1st line to the Display Start Register
- ③ Static Drive Off
- Set the address "0" to the Column Address Counter
- 5 Set the page "3" to the Page Address Register
- 6 Select the 1/32 duty
- Select the ADC : Counterclockwise output

( ADC instruction Do = "0", ADC status flag "1")

Read Modify Write Mode Off

The  $\overline{\text{RST}}$  terminal input level is used to select the interface of 80 or 68 type MPU as shown in Table. 2. Therefore, the "H" level input through the inverter is required when connecting the 80 type MPU, and "L" level input is required when connecting the 68 type MPU as shown in application circuits 1.

The  $\overline{RST}$  terminal must be connect to the Reset Terminal of MPU and reset at same time with it. The dead-lock may occur if the no initialization by the  $\overline{RST}$  terminal when the power terms on. By the RESET instruction, the initialization of ② and ⑤ mentioned above are executed.

## (2) Instruction

The NJU6458 distinguish the signal on the data bus by combination of AO and  $R/W(\overline{RD},\overline{WR})$ .

Normally, the busy check is not required as the NJU6458 is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock.

The Table. 1 shows the instruction codes of the NJU6458.



Table 1. Instruction Code

				С	0 0	l e									
Instruction	AO	RD	WR	D <sub>7</sub>	D <sub>6</sub>	D <sub>6</sub>	D4	Dз	D₂	D,	Do	Description			
Display On / Off	0	1	0	1	0	1	0	1	1	1	0/1	Whole Display On/Off. 1:On, 0:Off (Power Save mode if the static Drive On)			
Display Start Line	0	1	0	1	1	0	Dis		Start 0~31		ess	Determine the correspond to			
Page Address Set	0	1	0	1	0	1	1	1	0		ge ~3)	Set the Page o			
Column Address Set	0	1	0	0		C	olumn (	Addr 0~79				Set the Column Display Data R Column Registe	AM to the		
Status Read	0	0	1	B U S Y	A D C	ON / OFF	R E S E T	0	0	0	0	Read the status. BUSY 1:Working 0:Ready ADC 1:Clockwise Output 0:Counterclockwise 0N/OFF1:Disp Off 0:Disp Or RESET 1:Reset 0:Normal			
Write  Display Data	1	1	0				Write	Data				Write the data to the Display Data RAM.  Access the predetermined address of the Display Data			
Read Display Data	1	0	1				Read	Data				Read the data from the Display Data RAM.  rement "1" after read or write.			
ADC Select	0	1	0	1	0	1	0	0	0	0	0/1	Determine the counterclockwi of the Display 0:Clockwise 1:Counterclo	se reading Data RAM.		
Static Drive On / Off	0	1	0	1	0	1	0	0	1	0	0/1	Select the Dyn Static Driving 1:Static Dr (Powe 0:Dynamic D	iving r Saving)		
Duty Ratio Select	0	1	0	1	0	1	0	1	0	0	0/1	Select the dut 1:1/32 Duty	y ratio. 0:1/16 Duty		
Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the Column Add- ress register when writing but no-change when reading.			
End	0	1	0	1	1	1	0	1	1	1	0	Release from t Modify Write N			
Reset	0	1	0	1	1	1	0	0	0	1	0	Set the Displa Register to 1s Add. Register	t line, Page		
Power Save (Dual Command)	0	1	0	1	0	1	0	1 0	1	1 0	0	Set the power selecting Disp Static Driving	lay Off and		



# (3) Explanation of Instruction Code.

# (a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

> D 0 : Display Off 1 : Display On

When the static driving mode is selected (static drive On) in display Off status, the internal circuits put on the power save mode.

# (b) Display Start Line

This instruction set the line address as shown Fig. 1. The selected line in the Display Data RAM correspond to the  $COM_0$  which display at the top of LCD panel.

The display area is set automatically from the selected line to the line which increased the number of duty ratio.

Therefore, the smooth scroll for vertical direction by changing the start line address one by one or page switching are available by this instruction.

			R/W								
	A0	RD	WR	D 7	De	Ds	D₄	Dз	D₂	<b>D</b> <sub>1</sub>	Do
Code	0	1	0	1	1	0	A4	Аз	A <sub>2</sub>	Aı	Ãο

A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	Ao	Line Address
0	0	0	0	0	0
				1	1
1	1	1	1	0	1E
1	1	1	1	1	1F

#### (c) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected.

The access in the Display Data RAM is available by setting the page and column address. (Refer the Fig. 1.)

The display is no change when the page address is changed.

	AO	ŔĎ	R/W WR	D,	Ðs	De	D,	D <sub>2</sub>	D.	n.	D.
Code	0		0	1	0	1	1			A <sub>1</sub>	Ao

A <sub>1</sub>	Αo	Page
0	0	0
0	1	1
1	0	2
1	1	3



## (d) Column Address Set

This instruction set the column address in the Display Data RAM. (See Fig.1.) When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting. The increment of the column address is stopped by the address of  $50_{\rm H}$  automatically, but the page address is no change even if the column address increase to  $50_{\rm H}$  and stop.

			R/W									
	A0	RĎ	WR	D٦	D۵	D٥	D <sub>4</sub>	Dз	D2	D <sub>1</sub>	Do	
Code	0	1	0	0	Аб	Å۶	Å٠	Аз	Αz	Αı	A٥	ı

A <sub>6</sub>	A <sub>5</sub>	Ä4	Åз	A <sub>2</sub>	Å1	۸o	Column Add.
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
	*********						
1	0	0	1	1	1	0	4E
1	0	0	1	1	1	1	4F

## (e) Status Read

This instruction read out the internal status.

			R/W								
	A0	$\overline{RD}$	WR	D <sub>7</sub>	Dε	D <sub>5</sub>	D <sub>4</sub>	Dз	D2	D١	Dο
Code	0	Ō	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY : BUSY=1 indicate the operating or the Reset cycle.

The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column(segment) address and segment driver.

0 :Counterclockwise Output(Inverse) Column Address 79-n ←→ Segment Driver n

1 :Clockwise Output (Normal) Column Address n ←→ Segment Driver n

ON/OFF: Indicate the whole display On/Off status.

0 : Whole Display "On"

1: Whole Display "Off"

(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with

the Display On/Off instruction data of "1=On" and "0=OFf".


RESET : Indicate the initialization period by  $\overline{\text{RST}}$  signal or reset instruction.

0: —

1: Initialization Period

## (f) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM. The column(segment) address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without address setting.





# (g) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. In case of the Read Modify Write Mode is Off, the column address increase "1" automatically after each read out, therefore, the MPU can read out the 8-bit data from the Display Data RAM continuously without address setting.

One time of dummy read must be required after column address set as explain in (4-3).

			R/W								
	A0	RD	WR	Dγ	Dε	Dь	D₄	Dз	D₂	D١	Do
Code	1	0	1			R	e a d	Dat	a		

## (h) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) Therefore, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

	A0	RD	WR	D <sub>7</sub>	De	Ds	D٠	Dз	D2	D١	Do
Code	0	1	0	1	0	1	0	0	0	0	D

D 0 : Clockwise Output

(Normal)

1 : CounterClockwise Output (Inverse)

## (i) Static Drive On/Off

This instruction executes the all common output terms on and whole display on obligatory.

	R/W										
	A0	RD	WR	D۶	Dε	D <sub>5</sub>	D <sub>4</sub>	Dз	D2	Dı	Do
Code	0	1 ,	0	1	0	1	0	0	1	0	D

D 0 : Static Drive Off (Normal Operation)

1 : Static Drive On (Whole Display Turns On)

When the Display Off mode is selected (Display Off) in Static Drive On status, the internal circuits put on the power save mode.

#### (j) Duty Select

Basically, the duty ratio for the NJU6458 is dertermined by the FR signal but when the NJU6458 combined with the master common driver, the duty ratio must be set as same as master common driver.

			R/W									
	A0	RD	WR	D٦	De	D <sub>5</sub>	D4	Dз	D2	D۱	Do	
Code	0	1	0	1	0	1	0	1	Ō	0	D	l

D 0 : 1/16 duty 1 : 1/32 duty



# (k) Read Modify Write


After this instruction is executed, the column address increase "1" automatically when Display Data Write Instruction execution, but the address is not changed when the Display Data Read Instruction execution.

This status continues during End instruction execution. When the End instruction is entered the column address back to the address where Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.

			R/W								
	A0	RD	WR	D <sub>7</sub>	Dе	D٥	D₄	Dз	D₂	D١	Do
Code	Ô	1	0	1	1	1	0	0	0	0	0


Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.

### (1) Sequence of cursor display



# (m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.





# (n) Reset

This instruction executes the following initialization.

#### Initialization

- ① Set the 1st line in the Display Start Line Register.
- 2 Set the page 3 in the Page Register.

In this time, there are no influence to the Display Data RAM.

			R/W								
	A0		WR		Dε	D <sub>5</sub>			D2		Do
Code	0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the  $\overline{\text{RST}}$  terminal must be required for the initialization when the power terms on.


(Note) The initialization when the power turns on can not be executed by Reset instruction.

### (o) Power Save(Dual Command)

When both of Display Off and Static Drive On are executed, the internal circuits put on the power save mode and the current consumption is reduced as same as stand by current. The internal status in this mode are as follows;

- ① Stop the LCD driving. Segment drivers output  $V_{LCD}$  level.
- ② Inhibit the external clock input. Then the terminal CL becomes floating status.
- 3 Keeping the display data and operating mode.

The power save mode is released by Display on or static drive off instruction. To reduce the total power consumption, the current flow on the bleeder resistance must be cut by the transistor etc. during the power save mode as shown below.





#### (4) MPU Interface

(4-1) 68 or 80 type MPU interface selection.

The NJU6458 can interface both of 68 or 80 type MPU bus directly by setting the  $\overline{RST}$  level after reset instruction entered as shown Table. 2.

The data transfer is executed between  $D_0 \sim D_7$  of NJU6458 and the MPU data bus.

Duaring the CS signal is "H", the NJU6458 rereased from the the MPU and becomes stand-by mode. But the reset instruction can be input though the internal status of NJU6458.

Table, 2.

Level of RST	Type of MPU	A0	E	R/W	D <sub>0</sub> ~D <sub>7</sub>
" L"	68 type	1	1	<b>↑</b>	<b>↑</b>
" H"	80 type	1	RD	WR	1

(4-2) Discrimination of the data bus signal.

The NJU6458 discriminates the data bus signal by combination of AO,  $E(\overline{RD})$ , and  $R/W(\overline{WR})$  signals as shown Table. 3.

Table, 3.

Common	68 type	80 type		F.,,				
Α0	R/W	RD	WR	Function				
1	1	0	1	Display Data Read out				
1	0	1	0	Display Data Write				
0	1	0	1	Status Read				
0	0	1	0	Command Input to the Register				

(4-3) Access to the Display Data RAM and Internal Register.

The NJU6458 is operating as one of Pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.

Therefore high speed data transmission between MPU and NJU6458 is available because of the limitation of access time of NJU6458 locking from MPU is just determined by the cycle time only which ignored the access time of  $t_{ACC}$  and  $t_{DS}$  of Display Data RAM.

If the cycle time can not be kept in the MPU operation, NOP operation cycle must be insert which equivalent to the waiting operation.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 2.






Fig. 2 MPU Interface Timing



#### ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V <sub>DD</sub>	- 0.3 <b>~</b> + 7.0	٧
Supply Voltage (2)	V <sub>2</sub> , V <sub>3</sub> , V <sub>LCD</sub> (3)	- 0.3 <b>~</b> +13.5	V
Input Voltage	VIN	- 0.3 ~ V <sub>DD</sub> +0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125	ొ

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) All voltage values are specified as  $V_{ss} = 0 \text{ V}$ .
- Note 3) The relation :  $V_{LCD} \ge V_3 \ge V_2 \ge V_{ss}$  must be maintained.

#### ■ ELECTRICAL CHARACTERISTICS

 $(V_{DD}=5V\pm10\%, V_{SS}=0V, Ta=-20\sim+75^{\circ}C)$ 

PARAM	ETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	Note
Operating	Recommend	٧٥٥			4. 5	5. 0	5. 5		
Voltage(1)	Available	VDD			2. 4		6. 0	٧	4
	Recommend	,			3. 0		13. 5		<b>†</b>
Operating	Available	VLCD			3. 0				
Voltage(2)	Available	V <sub>2</sub>			Vss		0. 6xV <sub>LCD</sub>	V	
	Available	V <sub>3</sub>			0. 4xV <sub>LCD</sub>		VLCD		ĺ
	1	Vінт	CS, AO, D₀~	D, E, R/W	2. 0		V <sub>DD</sub>		<u> </u>
Input	1	VILT		Terminals	Vss		0. 8		
Voltage	2	VIHC	CL, FR, RST 0.8xVDD VDD		٧	l			
	2	Vilc	Terminals V <sub>ss</sub> 0.2xV <sub>DD</sub>						
Output		V <sub>онт</sub>	D <sub>0</sub> ~D <sub>7</sub>	1 <sub>он</sub> =-3. ОmA	2. 4	-			
Voltage		Volt	Terminals	I <sub>OL</sub> = 3.0mA			0.4	٧	
Input Leaka	ge	lui	AO, E, R/W,	CS, CL, RST	<b>-</b> 1. 0		1. 0		
	Current	ILO	D₀∼D₁, FR T	erminals	-3. 0		3. 0	uA	5
Driver On-r	esistance	Ron	Ta=25°C	V <sub>LCD</sub> =5. 0V		5. 0	7. 5	kΩ	6
Stand-by Cu	rrent	lopa	CS=CL=VDD			0. 05	1. 0	uА	
Operating C	urrent	1001	Display V <sub>LCD</sub> =5.0V f	cL=2kHz		2. 0	5. 0		
		DD 2	Accessing, t		300	500	uA	7	
Reset time		t,	RST Terminal		1.0		1000	us	

- Note 4) NJU6458 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.
- Note 5) Apply to the High-impedance state of DO to D7 and FR terminals.
- Note 6)  $R_{ON}$  is the resistance values between power supply terminals  $(V_2, V_3)$  and each output terminals of common and segment supplied by 0.1V.
- Note 7) The IDD2 is specified under the condition of cyclic(tcyc)inverted data input continuously. The operating current during the accessing is proportionate to the frequency of tcyc. In the no accessing it is as same as IDD1.



# BUS TIMING CHARACTERISTICS

• Read / Write operation sequence (68 Type MPU)

 $(V_{DD}=5.0V\pm 10\%, V_{88}=0V, Ta=-20~+75^{\circ}C)$ 

PARA	METE	R	SYMBOL	MIN	MAX	CONDITION	UNIT	
Address Set U	Jp Time	40 D AN 00	taws	20			1	
Address Hold	Time	AO,R/W,CS Terminals	t <sub>ah</sub> 6	tans	10		1	
System Cycle	Time	1 Terminais	tcyce	1000				
Enable	Read	F T		100		1		
Pulse Width	Write	E Terminal	tew	80		1		
Data Set Up 1	ime		tose	80		1	ns	
Data Hold Tin	ne	D₀ <b>~</b> D₁	tons	10		]	-	
Access Time		Terminals	tACCB		90	0 =100=5	1	
Output Disabl	e Time		t <sub>снв</sub>	10	60	C <sub>L</sub> =100pF		

Note 8) Input signal rise time( $t_i$ ) and fall time( $t_i$ ) are less than 15ns.




fig. 3 Bus Read / Write operation sequence (68 Type MPU)



• Read / Write operation sequence (80 Type MPU)

 $(V_{0D}=5.0V\pm 10\%, V_{SS}=0V, Ta=-20~+75^{\circ}C)$ 

PARAMETE	R	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Set Up Time	AO, CS	taws	20			
Address Hold Time	Terminal	t <sub>AH8</sub>	10		1	
System Cycle Time	RW, WR	tcvce	1000		1	
Control Pulse Width	Terminals	tcc	200		1	
Data Set Up Time		tosa	80			ns
Data Hold Time	D₀∼D₁	t <sub>oн8</sub>	10		1	
RD Access Time	Terminals	t <sub>ACCB</sub>		90	0 -100 5	1
Output Disable Time		t <sub>снв</sub>	10	60	- C <sub>∟</sub> =100pF	

Note 9) Input signal rise time  $(t_r)$  and fall time  $(t_r)$  are less than 15ns.




fig. 4 Bus Read / Write operation sequence (80 Type MPU)



• Display control timing characteristics (Both of 68 and 80 type MPU)

Input Timing

$$(V_{DD}=5.0V\pm10\%, V_{SS}=0V, Ta=-20~+75^{\circ}C)$$

PARAMETER	SYMBOL	MIN	TYP	MAX	CONDITION	UNIT
"L" level Pulse Width	twick	35				
"H" level Pulse Width	twhcL	35				us
Rise Time	t,		30	150	1	
Fall Time	t,		30	150	1	ns
FR Delay Time (NJU6458 Slave)	tofR	-2.0		2. 0	1	us





fig. 5 Display control timing characteristics


# ■ LCD DRIVING WAVEFORM






# ■ APPLICATION CIRCUITS

· 68 type MPU Interface



# · 80 type MPU Interface



# ■ APPLICATION CIRCUITS

