

1/2, 1/3 DUTY LCD DRIVER WITH KEY SCAN

## ■ GENERAL DESCRIPTION

The NJUG435 is a 1/2 or 1/3 duty LCD driver for segment type LCD panel with key scan function.


Display data and Key input data are communicated by serial data transmission, therefore, the communication between NJU6435 and MPU is performed by only 5 lines.

80-segment or 120-segment are displayed by 40-segment driver and 2- or 3-common driver.

The key scan function scanning up to 30 keys and the data is transferred to the MPU.

The NJU6435 can design simple front panel, therefore it is easy to apply car mounted audio, general audio and other products which have a display and key input.

## ■ PACKAGE OUTLINE



NJU6435XF


## ■ FEATURES

- 40-Segment Drivers
- Duty Ratio and Bias Level
  - 1/2 duty, 1/2 bias 80-Segment Drive (Version D)
  - 1/3 duty, 1/2 bias 120-segment Drive (Version E)
  - 1/3 duty, 1/3 bias 120-segment Drive (Version F)
- 30 Key Scan Function (6-out x 5-in Matrix)
- Serial Data Transmission
- Display Off Function (T<sub>NH</sub> Terminal)
- Operating Voltage --- 5V±10%
- Package Outline --- QFP 64
- C-MOS Technology


## ■ LINE UP

| LINE UP  | DUTY RATIO | BIAS LEVEL | MAX. DISPLAY SEGMENT | COMMON |
|----------|------------|------------|----------------------|--------|
| NJU6435D | 1/2 Duty   | 1/2 Bias   | 80 Segment           | 2      |
| NJU6435E | 1/3 Duty   | 1/2 Bias   | 120 Segment          | 3      |
| NJU6435F | 1/3 Duty   | 1/3 Bias   | 120 Segment          | 3      |

■ BLOCK DIAGRAM



# PIN CONFIGURATION



# TERMINAL DESCRIPTION

5

| NO.            | SYMBOL                                                   | F U N C T I O N                                                                                 |
|----------------|----------------------------------------------------------|-------------------------------------------------------------------------------------------------|
| 1~40           | SEG <sub>1</sub> ~ SEG <sub>40</sub>                     | Segment Output Terminal                                                                         |
| 41~46          | S0 ~ S5                                                  | Key Scanning Signal Output Terminal                                                             |
| 47~51          | K0 ~ K4                                                  | Key Scanning Input Terminal (Built-in Pull-down Resistance)                                     |
| 52             | OSC                                                      | CR Oscillating Terminal (External C, R Connecting)                                              |
| 53,55          | V <sub>DD</sub> , V <sub>SS</sub>                        | Power Supply                                                                                    |
| 54             | TNH                                                      | Display-Off Control<br>/ Key Input Interrupt Signal Output Terminal                             |
| 56             | R/W                                                      | Read / Write Control Terminal                                                                   |
| 57             | SCL                                                      | Serial Data Transmission Clock Terminal                                                         |
| 58             | DI/DO                                                    | Serial Data Input / Output Terminal                                                             |
| 59,60          | TEST1, TEST2                                             | Testing Terminal (Normally OPEN)                                                                |
| 61             | NC                                                       | Non Connection                                                                                  |
| 62<br>63<br>64 | COM <sub>3</sub><br>COM <sub>2</sub><br>COM <sub>1</sub> | Common Output Terminal.<br>(In the Version D, COM <sub>3</sub> is no active (V <sub>SS</sub> )) |



## FUNCTIONAL DESCRIPTION

### (1) Operation of each block

#### (1-1) Oscillation Circuit

Oscillation by connecting external resistor and capacitor.

This circuits supply the basical clock signal to other circuits like as common driver and segment driver and key scan circuits.

#### (1-2) Dividing Circuit

This circuit divide the oscillating frequency, and generate the common and segment output timing signals.

#### (1-3) Common Driver

Output the common driving signal for LCD.

#### (1-4) Segment Driver

Output the segment driving signal for LCD.

ON and OFF signal output according to the latched data.

#### (1-5) Shift-Register

During the  $\bar{R}/W$  signal is "H", the data input to the shift-register by synchronousing the shift clock on SCL terminal.

#### (1-6) Counter circuit

This circuits generate key scanning timing. When the key input, the data in the counter is transferred to the key scan shift resistor.

#### (1-7) Decoder

Decoding the counter output and generate the key scan signal.

#### (1-8) Key Input Latch

When the key depressed, the decoder output is transfer to the latch.

#### (1-9) Key Scan Shift Register

Output the data sent from counter circuits and key input latch to the MPU by serial format through the DI/DO port.

### (2) Mode of each terminal and Initialization

#### (2-1) Mode of each Terminal controlled by $\bar{R}/W$ signal

| R/W | $\overline{INH}$                                                                                          | DI / DO                                                                                                                                                      |
|-----|-----------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| H   | LCD Display Control Mode (Input)<br>"H" - Display ON<br>"L" - Display Enforced OFF<br>Key Scan is stopped | LCD Display Data Input Mode (Input)<br>"H" - ON<br>"L" - OFF                                                                                                 |
| L   | Key Scan Mode (Output)<br>When key input, Interrupt signal<br>Output<br>LCD enforced off is not effective | Key Input Signal Output Mode (Output)<br>After key interrupt signal output, key<br>input data output from this terminal<br>synchronized by the clock signal. |

#### (2-2) Initialization

The NJU6435 series doesn't have a initialization function for the display data.

Therefore, the data in the Shift Register and Latch connected to the segment driver is unfixed when the power turns on.

To avoid the no meaning display, the  $\bar{R}/W$  = "H" and  $\overline{INH}$  = "L" status should be kept during the display data transmission from the controller to the NJU6435.


### (3) Display Data Correspond to Segment Terminals

#### (3-1) Version D (1/2 Duty)

| Data | Segment           | COM <sub>1</sub> | COM <sub>2</sub> |
|------|-------------------|------------------|------------------|
| D1   | SEG <sub>1</sub>  | ○                |                  |
| D2   | SEG <sub>2</sub>  | ○                |                  |
| D3   | SEG <sub>3</sub>  | ○                |                  |
| D4   | SEG <sub>4</sub>  | ○                |                  |
|      |                   |                  |                  |
| D37  | SEG <sub>37</sub> | ○                |                  |
| D38  | SEG <sub>38</sub> | ○                |                  |
| D39  | SEG <sub>39</sub> | ○                |                  |
| D40  | SEG <sub>40</sub> | ○                |                  |
| D41  | SEG <sub>1</sub>  |                  | ○                |
| D42  | SEG <sub>2</sub>  |                  | ○                |
| D43  | SEG <sub>3</sub>  |                  | ○                |
| D44  | SEG <sub>4</sub>  |                  | ○                |
|      |                   |                  |                  |
| D77  | SEG <sub>37</sub> |                  | ○                |
| D78  | SEG <sub>38</sub> |                  | ○                |
| D79  | SEG <sub>39</sub> |                  | ○                |
| D80  | SEG <sub>40</sub> |                  | ○                |

5


#### • Data Input / Output Timing



## (3-2) Version E and F (1/3 Duty)


| Data | Segment           | COM <sub>1</sub> | COM <sub>2</sub> | COM <sub>3</sub> |
|------|-------------------|------------------|------------------|------------------|
| D1   | SEG <sub>1</sub>  | ○                |                  |                  |
| D2   | SEG <sub>2</sub>  | ○                |                  |                  |
| D3   | SEG <sub>3</sub>  | ○                |                  |                  |
| D4   | SEG <sub>4</sub>  | ○                |                  |                  |
|      |                   |                  |                  |                  |
| D37  | SEG <sub>37</sub> | ○                |                  |                  |
| D38  | SEG <sub>38</sub> | ○                |                  |                  |
| D39  | SEG <sub>39</sub> | ○                |                  |                  |
| D40  | SEG <sub>40</sub> | ○                |                  |                  |
| D41  | SEG <sub>1</sub>  |                  | ○                |                  |
| D42  | SEG <sub>2</sub>  |                  | ○                |                  |
| D43  | SEG <sub>3</sub>  |                  | ○                |                  |
| D44  | SEG <sub>4</sub>  |                  | ○                |                  |
|      |                   |                  |                  |                  |
| D77  | SEG <sub>37</sub> |                  | ○                |                  |
| D78  | SEG <sub>38</sub> |                  | ○                |                  |
| D79  | SEG <sub>39</sub> |                  | ○                |                  |
| D80  | SEG <sub>40</sub> |                  | ○                |                  |
| D81  | SEG <sub>1</sub>  |                  |                  | ○                |
| D82  | SEG <sub>2</sub>  |                  |                  | ○                |
| D83  | SEG <sub>3</sub>  |                  |                  | ○                |
| D84  | SEG <sub>4</sub>  |                  |                  | ○                |
|      |                   |                  |                  |                  |
| D117 | SEG <sub>37</sub> |                  |                  | ○                |
| D118 | SEG <sub>38</sub> |                  |                  | ○                |
| D119 | SEG <sub>39</sub> |                  |                  | ○                |
| D120 | SEG <sub>40</sub> |                  |                  | ○                |

## • Data Input / Output Timing




#### (4) Key Input Data Output Format

##### (4-1) Data Format




Key Scan Signal Correspond to Counter Data is as follows:




#### (4-2) Key Scan Output Data in Double or More Input.


In case of two or more key are depressed at same time, the output data is as follows:  
Below example is mentioned SW① and SW② are depressed at once.



In this time, two of key scan code is output as follows:



## Key Scan Timing Chart



# ABSOLUTE MAXIMUM RATINGS

| PARAMETER             | SYMBOL     | RATINGS              | UNIT        |
|-----------------------|------------|----------------------|-------------|
| Operating Voltage (1) | $V_{DD}$   | - 0.3 ~ + 7.0        | V           |
| Input Voltage (1)     | $V_{IN}$   | - 0.3 ~ $V_{DD}+7.0$ | V           |
| Output Current (2)    | $I_{O(1)}$ | 100                  | $\mu A$     |
| Output Current (3)    | $I_{O(2)}$ | 1.0                  | mA          |
| Power Dissipation     | $P_D$      | 300                  | mW          |
| Operating Temperature | $T_{opr}$  | - 30 ~ + 85          | $^{\circ}C$ |
| Storage Temperature   | $T_{stg}$  | - 55 ~ + 150         | $^{\circ}C$ |

\* 1)  $\bar{R}/W, SCL, \bar{INH}, S_0 \sim S_5, DI/D0$  Terminals

\* 2)  $SEG_1 \sim SEG_{40}$  Terminals

\* 3)  $COM_1, COM_2, COM_3$  Terminals

# ELECTRICAL CHARACTERISTICS

## DC Characteristics

(Ta=-20~+85°C, V<sub>DD</sub>=5.0V±10%, V<sub>SS</sub>=0V)

| PARAMETER              | SYMBOL             | CONDITIONS                                                                                 | MIN                | TYP  | MAX                | UNIT |
|------------------------|--------------------|--------------------------------------------------------------------------------------------|--------------------|------|--------------------|------|
| Supply Voltage         | V <sub>DD</sub>    |                                                                                            | 4.5                | 5.0  | 5.5                | V    |
| Operating Current      | I <sub>DD</sub>    | V <sub>DD</sub> Terminal                                                                   |                    |      | 2.0                | mA   |
| "H" Input Voltage (1)  | V <sub>IH(1)</sub> | T <sub>NH</sub> , K <sub>0</sub> ~K <sub>4</sub> Terminals                                 | 0.7V <sub>DD</sub> |      |                    | V    |
| "H" Input Voltage (2)  | V <sub>IH(2)</sub> | R/W, SCL, DI/DO Terminals                                                                  | 0.8V <sub>DD</sub> |      |                    | V    |
| "L" Input Voltage (1)  | V <sub>IL(1)</sub> | T <sub>NH</sub> , K <sub>0</sub> ~K <sub>4</sub> Terminals                                 |                    |      | 0.3V <sub>DD</sub> | V    |
| "L" Input Voltage (2)  | V <sub>IL(2)</sub> | R/W, SCL, DI/DO Terminals                                                                  |                    |      | 0.2V <sub>DD</sub> | V    |
| "H" Input Current      | I <sub>IH</sub>    | R/W, SCL, DI/DO,<br>T <sub>NH</sub> , K <sub>0</sub> ~K <sub>4</sub> Terminals             |                    |      | 5                  | μA   |
| "L" Input Current      | I <sub>IL</sub>    | R/W, SCL, DI/DO,<br>T <sub>NH</sub> , K <sub>0</sub> ~K <sub>4</sub> Terminals             |                    |      | 5                  | μA   |
| "H" Output Voltage (1) | V <sub>OH(1)</sub> | I <sub>O</sub> =-40μA<br>T <sub>NH</sub> , DI/DO, S <sub>0</sub> ~S <sub>5</sub> Terminals | 4.2                |      |                    | V    |
| "H" Output Voltage (2) | V <sub>OH(2)</sub> | I <sub>O</sub> =-10μA<br>SEG <sub>1</sub> ~SEG <sub>40</sub> Terminals                     | 4.0                |      |                    | V    |
| "H" Output Voltage (3) | V <sub>OH(3)</sub> | I <sub>O</sub> =-100μA<br>COM <sub>1</sub> ~COM <sub>3</sub> Terminals                     | 4.4                |      |                    | V    |
| "L" Output Voltage (1) | V <sub>OL(1)</sub> | I <sub>O</sub> =400μA<br>T <sub>NH</sub> , DI/DO, S <sub>0</sub> ~S <sub>5</sub> Terminals |                    |      | 0.4                | V    |
| "L" Output Voltage (2) | V <sub>OL(2)</sub> | I <sub>O</sub> =10μA<br>SEG <sub>1</sub> ~SEG <sub>40</sub> Terminals                      |                    |      | 1.0                | V    |
| "L" Output Voltage (3) | V <sub>OL(3)</sub> | I <sub>O</sub> =100μA<br>COM <sub>1</sub> ~COM <sub>3</sub> Terminals                      |                    |      | 0.6                | V    |
| COM 1/2 Level Voltage  | V <sub>MC1/2</sub> | I <sub>O</sub> =±100μA<br>COM <sub>1</sub> , COM <sub>2</sub> Terminals 1)                 | 1.9                | 2.5  | 3.1                | V    |
| COM 1/3 Level Voltage  | V <sub>MC1/3</sub> | I <sub>O</sub> =±100μA<br>COM <sub>1</sub> ~COM <sub>3</sub> Terminals 2)                  | 1.06               | 1.66 | 2.26               | V    |
| COM 2/3 Level Voltage  | V <sub>MC2/3</sub> | I <sub>O</sub> =±100μA<br>COM <sub>1</sub> ~COM <sub>3</sub> Terminals 2)                  | 2.73               | 3.33 | 3.93               | V    |
| SEG 1/3 Level Voltage  | V <sub>MS1/3</sub> | I <sub>O</sub> =±10μA<br>SEG <sub>1</sub> ~SEG <sub>40</sub> Terminals 2)                  | 0.66               | 1.66 | 2.66               | V    |
| SEG 2/3 Level Voltage  | V <sub>MS2/3</sub> | I <sub>O</sub> =±10μA<br>SEG <sub>1</sub> ~SEG <sub>40</sub> Terminals 2)                  | 2.33               | 3.33 | 4.33               | V    |
| External Resistance    | R                  | OSC Terminal                                                                               |                    | 51   |                    | kΩ   |
| External Capacitance   | C                  | OCS Terminal                                                                               |                    | 680  |                    | pF   |
| Oscillator Frequency   | f <sub>osc</sub>   | R=51kΩ, C=680pF                                                                            | 40                 | 50   | 60                 | kHz  |

Note 1) Version D and E


2) Version F

## AC Characteristics


 $(T_a = -20 \sim +85^{\circ}\text{C}, V_{DD} = 5.0\text{V} \pm 10\%, V_{SS} = 0\text{V})$ 

| PARAMETER                       | SYMBOL        | CONDITIONS                       | MIN  | TYP         | MAX | UNIT    |
|---------------------------------|---------------|----------------------------------|------|-------------|-----|---------|
| "L" Clock Pulse Width           | $t_{W_{CLL}}$ | SCL Terminal                     | 0.50 |             |     | $\mu s$ |
| "H" Clock Pulse Width           | $t_{W_{CLH}}$ | SCL Terminal                     | 0.50 |             |     | $\mu s$ |
| Data Set-up Time                | $t_{DS}$      | SCL, DI/DO Terminals             | 0.50 |             |     | $\mu s$ |
| Data Hold Time                  | $t_{DH}$      | SCL, DI/DO Terminals             | 0.50 |             |     | $\mu s$ |
| CE Set-up Time                  | $t_{S_{CE}}$  | $\bar{R}/W$ , DI/DO Terminals    | 1.0  |             |     | $\mu s$ |
| CE Hold Time (1)                | $t_{H_{DCE}}$ | $\bar{R}/W$ , DI/DO Terminals    | 1.0  |             |     | $\mu s$ |
| CE Hold Time (2)                | $t_{H_{CLE}}$ | $\bar{R}/W$ , SCL Terminals      | 1.50 |             |     | $\mu s$ |
| Data Latch Delay Time           | $t_{d_{DLP}}$ |                                  |      |             | 1.0 | $\mu s$ |
| "L" Clock Enable<br>Pulse Width | $t_{W_{CEL}}$ | $\bar{R}/W$ Terminal             | 4.0  |             |     | $\mu s$ |
| Request Pulse Width             | $t_{W_{REQ}}$ | $\overline{TNH}$ Terminal        |      | $1/f_{OSC}$ |     | $\mu s$ |
| Data Shift Set-up Time          | $t_{SSF}$     | $\overline{TNH}$ , SCL Terminals | 0.5  |             |     | $\mu s$ |
| Data Output Delay Time          | $t_{DKD}$     | SCL, DI/DO Terminals             | 0.1  |             |     | $\mu s$ |

- Input Timing Characteristics




- Output Timing Characteristics




## (5) LCD Driving Waveform

(5-1) Version D (1/2Bias,1/2Duty)




5





(5-3) Version F (1/3Bias,1/3Duty)



5

■ APPLICATION CIRCUIT

