



## QUARTZ CRYSTAL OSCILLATOR

## ■ GENERAL DESCRIPTION

The NJU6374 series is a C-MOS quartz crystal oscillator which consists of an oscillation amplifier, 3-stage divider and 3-state output buffer.

This series are classed into three groups A to D, H to L and Q to T according to their oscillation frequency range mentioned in the line-up table.

The oscillation amplifier incorporates feed-back resistance and oscillation capacitors ( $C_g$ ,  $C_d$ ), therefore, it requires no external component except quartz crystal.

The 3-stage divider generates  $f_o$ ,  $f_o/2$ ,  $f_o/4$  and  $f_o/8$  and only one frequency selected by internal circuits is output.

The 3-state output buffer is C-MOS compatible and capable of 10 LSTTL driving.

The NJU6374 series is suitable for the 3rd Over Tone and its pad location is the same as NJU6324 series.

## ■ FEATURES

- Operating Voltage. -- 4.0~6.0V
- Maximum Oscillation Frequency (See Line-Up Table)
- Low Operating Current
- High Fan-out -- LSTTL 10
- 3-state Output Buffer
- Selected Frequency Output (mask option)
  - Only one frequency out of  $f_o$ ,  $f_o/2$ ,  $f_o/4$  and  $f_o/8$  output
- Oscillation Capacitors  $C_g$  and  $C_d$  on-chip
- Oscillation and/or Output Stand-by Function
- Package Outline — CHIP/EMP 8
- C-MOS Technology

## ■ LINE-UP TABLE

Type No.	Recommended Osc. Freq.	Output Freq.	$C_g$ , $C_d$
NJU6374A		$f_o$	
6374B	From 20 to 35MHz	$f_o/2$	
6374C		$f_o/4$	28pF
6374D		$f_o/8$	
NJU6374H		$f_o$	
6374J	From 30 to 50MHz	$f_o/2$	
6374K		$f_o/4$	20pF
6374L		$f_o/8$	
NJU6374Q		$f_o$	
6374R	From 45 to 75MHz	$f_o/2$	
6374S		$f_o/4$	17pF
6374T		$f_o/8$	

## ■ PACKAGE OUTLINE




NJU6374XC

NJU6374XE

4

## ■ PIN CONFIGURATION/PAD LOCATION



## ■ COORDINATES

Unit:  $\mu m$ 

No.	PAD	X	Y
1	CONT	-408	248
2	XT	-408	81
3	XT	-408	-86
4	V <sub>SS</sub>	-408	-248
5	F <sub>OUT</sub>	464	-248
6	NC	-	-
7	NC	-	-
8	V <sub>DD</sub>	464	248

Chip Size : 1.29 X 0.8mm


Chip Center : X=0  $\mu m$ , Y=0  $\mu m$ Chip Thickness : 400  $\mu m \pm 30 \mu m$ 

(Note) No. 6 and 7 terminals are only for package type information. There are no PAD on the chip.



## ■ BLOCK DIAGRAM

4



## ■ TERMINAL DESCRIPTION

NO.	SYMBOL	F U N C T I O N
1	CONT	3-State Output Control and Divider Reset
		CONT                      Output ( F <sub>OUT</sub> )
		H                      Output either one frequency from f <sub>0</sub> , f <sub>0</sub> /2, f <sub>0</sub> /4 and f <sub>0</sub> /8
		L                      Output High Impedance and Divider Reset
2 3	XT XT	Quartz Crystal Connecting Terminals
5	F <sub>OUT</sub>	Output either one frequency from f <sub>0</sub> , f <sub>0</sub> /2, f <sub>0</sub> /4 and f <sub>0</sub> /8
8	V <sub>DD</sub>	+ 5V
4	V <sub>SS</sub>	GND



## ■ ABSOLUTE MAXIMUM RATINGS

( Ta=25°C )

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sub>DD</sub>	-0.5 ~ +7.0	V
Input Voltage	V <sub>IN</sub>	V <sub>SS</sub> -0.5 ~ V <sub>DD</sub> +0.5	V
Output Voltage	V <sub>O</sub>	-0.5 ~ V <sub>DD</sub> +0.5	V
Input Current	I <sub>IN</sub>	±10	mA
Output Current	I <sub>O</sub>	±25	mA
Power Dissipation (EMP)	P <sub>D</sub>	200	mW
Operating Temperature Range	T <sub>OPR</sub>	-40 ~ + 85	°C
Storage Temperature Range	T <sub>STG</sub>	-55 ~ +125	°C



4

## ■ ELECTRICAL CHARACTERISTICS

( Ta=25°C, V<sub>DD</sub>=5V )

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage	V <sub>DD</sub>		4		6	V
Operating Current	I <sub>DD1</sub>	A,B,C,D f <sub>osc</sub> =24MHz, No Load			15	mA
	I <sub>DD2</sub>	H,J,K,L f <sub>osc</sub> =48MHz, No Load			25	
	I <sub>DD3</sub>	Q,R,S,T f <sub>osc</sub> =48MHz, No Load			28	
Stand-by Current	I <sub>ST</sub>	CONT, XT=V <sub>SS</sub> , No Load (Note)			1	μA
Input Voltage	V <sub>IH</sub>		3.5		5.0	V
	V <sub>IL</sub>		0		1.5	
Output Current	I <sub>OH</sub>	V <sub>OH</sub> =4.5V	4			mA
	I <sub>OL</sub>	V <sub>OL</sub> =0.5V	4			
Input Current	I <sub>IN</sub>	CONT Terminal, CONT=V <sub>SS</sub>	125	250	500	μA
3-St Off-leakage Current	I <sub>OZ</sub>	CONT=V <sub>SS</sub> , F <sub>OUT</sub> =V <sub>SS</sub> or V <sub>DD</sub>			±0.1	μA
Internal Capacitor	C <sub>G,Cd</sub>	A,B,C,D Version, f <sub>osc</sub> =24MHz		28		pF
		H,J,K,L Version, f <sub>osc</sub> =48MHz		20		
		Q,R,S,T Version, f <sub>osc</sub> =48MHz		17		
Max. Oscillation Freq.	f <sub>MAX</sub>	A,B,C,D Version	35			MHz
		H,J,K,L Version	50			
		Q,R,S,T Version	75			
Output Signal Symmetry	SYM	C <sub>L</sub> =15pF at 1/2V <sub>DD</sub>	45	50	55	%
Output Signal Rise Time	t <sub>r</sub>	C <sub>L</sub> =15pF, 10% - 90%			6	ns
Output Signal Fall Time	t <sub>f</sub>	C <sub>L</sub> =15pF, 90% - 10%			6	ns

Note ) Excluding input current on CONT terminal.

**■ MEASUREMENT CIRCUITS**(1) Output Signal Symmetry ( $C_L=15pF$ )(2) Output Signal Rise / Fall Time ( $C_L=15pF$ )