



12-BIT SERIAL TO PARALLEL CONVERTER

GENERAL DESCRIPTION


The NJU3713 is a 12-bit serial to parallel converter especially apply to MPU output expander.

The effective output assignment of MPU is available as the connection between NJU3713 and MPU is required only 4 lines.


Up to 5MHz signal can be input to the serial data input terminal and the data is output from parallel output buffer through serial in parallel out shift register and parallel data latches.

The hysteresis input circuit realized wide noise margin and high drivability output buffer (25mA) can drive LED directly.

PACKAGE OUTLINE



NJU3713D




NJU3713G

7


FEATURES

- 12-Bit Serial In Parallel Out
- Hysteresis Input --- 0.5V typ
- Operating Voltage --- $5V \pm 10\%$
- Operating Frequency --- 5MHz or more
- Output Current --- 25mA
- C-MOS Technology
- Package Outline --- DIP/SOP 18

PIN CONFIGURATION



BLOCK DIAGRAM





■ TERMINAL DESCRIPTION

NO.	SYMBOL	F U N C T I O N	NO.	SYMBOL	F U N C T I O N
1	P5	Parallel Converts Data Output Terminals	10	DATA	Serial Data Input Terminal
2	P6		11	CLK	Clock Signal Input Terminal
3	P7		12	STB	Strobe Signal Input Terminal
4	P8		13	CLR	Clear Signal Input Terminal
5	V _{SS}	GND	14	P1	Parallel Converts Data Output Terminals
6	P9	Parallel Converts Data Output Terminals	15	P2	
7	P10		16	P3	
8	P11		17	P4	
9	P12		18	V _{DD}	Power Supply Terminal

■ FUNCTIONAL DESCRIPTION

(1) Reset

When the "L" level is input to the $\overline{\text{CLR}}$ terminal, all latches are reset and all parallel conversion output are "L" level.

Normally, the $\overline{\text{CLR}}$ terminal should be "H" level.

(2) Data Transmission

In the $\overline{\text{STB}}$ terminal is "H" level and input the clock signal to the CLK terminal, the serial data input from DATA terminal shift in the shift register by synchronizing at rising edge of the clock signal.

When the $\overline{\text{STB}}$ terminal change to "L" level, the data in the shift register transfer to the latch.

Even if the $\overline{\text{STB}}$ terminal is "L" level, the input clock signal shift the data in the shift register, therefore, the clock signal control is needed.


Furthermore, the 4 input circuits have a hysteresis characteristics by using the schmitt trigger structure to protect the noise.

CLK	STB	CLR	O P E R A T I O N
X	X	L	All latch are reset (the data in the shift register is no change). All of Parallel convert output are "L".
	H	H	The serial data input from DATA terminal input to the shift register. In this stage, the data in the latch is no change.
L	L	H	The data in the shift register transfer to the latch. And the data in the latch output from parallel output.
H			
			The CLK input in the $\overline{\text{STB}}=\text{"L"}$ and $\overline{\text{CLR}}=\text{"H"}$ state, the data shift in the shift register and latched data also change in accordance with the shift register.

Note) X: Don't care

7

TIMING CHART



ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage Range	V_{DD}	-0.5 ~ 7.0	V
Input Voltage Range	V_I	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Voltage Range	V_O	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Current	I_O	± 25	mA
Power Dissipation	P_D	700 (DIP) 400 (SOP)	mW
Operating Temperature Range	T_{opr}	-25 ~ +85	°C
Storage Temperature Range	T_{stg}	-65 ~ +150	°C



DC ELECTRICAL CHARACTERISTICS

 $(V_{DD}=4.5\sim 5.5V, V_{SS}=0V, T_a=25^{\circ}C)$

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Operating Current	I_{ODS}	$V_{IH}=V_{DD}, V_{IL}=V_{SS}$			0.1	mA
Input Voltage	High-Level	V_{IH}	$0.7V_{DD}$		V_{DD}	V
	Low-Level	V_{IL}	V_{SS}		$0.3V_{DD}$	
Input Leakage Current	I_{LI}	$V_I=0\sim V_{DD}$	-10		10	μA
High-Level Output Voltage	V_{OHD}	$I_{OH}=-25mA$	$V_{DD}-1.5$		V_{DD}	V
		$I_{OH}=-15mA$	$V_{DD}-1.0$		V_{DD}	
		$I_{OH}=-10mA$	$V_{DD}-0.5$		V_{DD}	
Low-Level Output Voltage	V_{OLD}	$I_{OL}=+25mA$	V_{SS}		1.5	V
		$I_{OL}=+15mA$	V_{SS}		0.8	
		$I_{OL}=+10mA$	V_{SS}		0.4	
Output Short Current	I_{OSD}	$V_O=7V, V_I=0V$			20	mA
		$V_O=0V, V_I=7V$			-20	

Note 1) Specified value represent output current per pin. When use, total current consideration and less than power dissipation rating operation should be required.

Note 2) $V_{DD}=7V, V_{SS}=0V, 1$ second per pin.

SWITCHING CHARACTERISTICS


 $(V_{DD}=4.5V\sim 5.5V, V_{SS}=0V, T_a=-20\sim 75^{\circ}C)$

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Set-Up Time	t_{SD}	DATA - CLK	20			ns
Hold Time	t_{HD}	CLK - DATA	20			ns
Set-Up Time	t_{SSTB}	$\overline{STB}$ - CLK	30			ns
Hold Time	t_{HSTB}	CLK - $\overline{STB}$	30			ns
Output Delay Time	$t_{pd\ PCK}$	CLK - P1~P12			100	ns
	$t_{pd\ PSTB}$	$\overline{STB}$ - P1~P12			80	ns
	$t_{pd\ PCLR}$	CLR - P1~P12			80	ns
Max. Operating Frequency	f_{MAX}		5			MHz

*) $C_{OUT}=50pF$



SWITCHING CHARACTERISTICS TEST WAVEFORM



APPLICATION CIRCUIT

