



**512K x 36, 1M x 18  
2.5V Synchronous ZBT™ SRAMs  
2.5V I/O, Burst Counter  
Pipelined Outputs**

**Advance  
Information  
IDT71T75602  
IDT71T75802**

## Features

- ◆ 512K x 36, 1M x 18 memory configurations
- ◆ Supports high performance system speed - 166 MHz (3.5 ns Clock-to-Data Access)
- ◆ ZBT™ Feature - No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control  $\overline{OE}$
- ◆ Single  $R\overline{W}$  (READ/WRITE) control pin
- ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- ◆ 4-word burst capability (interleaved or linear)
- ◆ Individual byte write ( $BW_1$  -  $BW_4$ ) control (May tie active)
- ◆ Three chip enables for simple depth expansion
- ◆ 2.5V power supply ( $\pm 5\%$ )
- ◆ 2.5V I/O Supply ( $V_{DDQ}$ )
- ◆ Power down controlled by ZZ input
- ◆ Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA)

## Description

The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit (18 Megabit) synchronous SRAMs. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71T75602/802 contain data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable  $\overline{CEN}$  pin allows operation of the IDT71T75602/802 to be suspended as long as necessary. All synchronous inputs are ignored when ( $\overline{CEN}$ ) is high and the internal device registers will hold their previous values.

There are three chip enable pins ( $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$ ) that allow the user to deselect the device when desired. If any one of these three is not asserted when ADV/LD is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed.

## Pin Description Summary

A0-A19	Address Inputs	Input	Synchronous
$\overline{CE}_1$ , $CE_2$ , $\overline{CE}_2$	Chip Enables	Input	Synchronous
$\overline{OE}$	Output Enable	Input	Asynchronous
$R\overline{W}$	Read/Write Signal	Input	Synchronous
$\overline{CEN}$	Clock Enable	Input	Synchronous
$BW_1$ , $\overline{BW}_2$ , $BW_3$ , $\overline{BW}_4$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
$\overline{LBO}$	Linear / Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	N/A
TDI	Test Data Input	Input	N/A
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	N/A
ZZ	Sleep Mode	Input	Synchronous
I/O0-I/O31, I/O_P1-I/O_P4	Data Input / Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

5313 tbl 01

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.

**DECEMBER 2001**

## Description (cont.)

The data bus will tri-state two cycles after the chip is deselected or a write is initiated.

The IDT71T75602/802 have an on-chip burst counter. In the burst mode, the IDT71T75602/802 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new

external address (ADV/LD = LOW) or increment the internal burst counter (ADV/LD = HIGH).

The IDT71T75602/802 SRAMs utilize IDT's latest high-performance 2.5V CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA).

## Pin Definitions<sup>(1)</sup>



Symbol	Pin Function	I/O	Active	Description
A0-A19	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	ADV/LD is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/LD is low with the chip deselected, any burst in progress is terminated. When ADV/LD is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/LD is sampled high.
R/W	Read / Write	I	N/A	R/W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When CEN is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of CEN sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, CEN must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (when R/W and ADV/LD are sampled low) the appropriate byte write signal (BW1-BW4) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device two cycles later. BW1-BW4 can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2	Chip Enables	I	LOW	Synchronous active low chip enable. CE1 and CE2 are used with CE2 to enable the IDT71T75602/802 (CE1 or CE2 sampled high or CE2 sampled low) and ADV/LD low at the rising edge of clock, initiates a deselect cycle. The ZBT™ has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with CE1 and CE2 to enable the chip. CE2 has inverted polarity but otherwise identical to CE1 and CE2.
CLK	Clock	I	N/A	This is the clock input to the IDT71T75602/802. Except for OE, all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 IOP1-IOP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Burst order selection input. When LBO is high the Interleaved burst sequence is selected. When LBO is low the Linear burst sequence is selected. LBO is a static input and it must not change during device operation.
OE	Output Enable	I	LOW	Asynchronous output enable. OE must be low to read data from the 71T75602/802. When OE is high the I/O pins are in a high-impedance state. OE does not need to be actively controlled for read and write cycles. In normal operation, OE can be tied low.
TMS	Test Mode Select	I	N/A	Gives input command for TAP controller. Sampled on rising edge of TCK.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK.
TDO	Test Data Output	O	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
ZZ	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71T75602/802 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.
VDD	Power Supply	N/A	N/A	2.5V core power supply.
VDDQ	Power Supply	N/A	N/A	2.5V I/O Supply.
Vss	Ground	N/A	N/A	Ground.

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

5313 Rev 02

## Functional Block Diagram



## Recommended DC Operating Conditions


Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	2.375	2.5	2.625	V
V <sub>DDQ</sub>	I/O Supply Voltage	2.375	2.5	2.625	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage - Inputs	1.7	—	V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Input High Voltage - I/O	1.7	—	V <sub>DDQ</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.7	V

5313 tbl 03

## NOTE:

1. V<sub>IL</sub> (min.) = -0.8V for pulse width less than tcyc/2, once per cycle.

## Pin Configuration — 512K x 36




## Top View 100 TQFP

## NOTES:

- Pins 14, 16, and 66 do not have to be connected directly to V<sub>DD</sub> as long as the input voltage is  $\geq V_{IH}$ .
- Pins 38, 39 and 43 will be pulled internally to V<sub>DD</sub> if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be tied to V<sub>DD</sub> or V<sub>SS</sub> and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- Pin 43 is reserved for the 36M address. JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device.

## **Pin Configuration — 1Mx 18**



# **Top View 100 TQFP**

## NOTES:

1. Pins 14, 16, and 66 do not have to be connected directly to Vdd as long as the input voltage is  $\geq V_{IH}$ .
  2. Pins 38, 39 and 43 will be pulled internally to Vdd if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be tied to Vdd or Vss and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
  3. Pin 43 is reserved for the 36M address. JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device.

## **100-Pin TQFP Capacitance**

(TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	5	pF
C <sub>IO</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5313tbl07

# **119 BGA Capacitance (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	7	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

E212 Abb 07a

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +3.6	V
VTERM <sup>(3,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM <sup>(4,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
VTERM <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA <sup>(7)</sup>	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	2.0	W
IOUT	DC Output Current	50	mA

5313tbl06

- NOTES:**

  1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
  2. V<sub>DD</sub> terminals only.
  3. V<sub>DDO</sub> terminals only.
  4. Input terminals only.
  5. I/O terminals only.
  6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V<sub>DD</sub> during power supply ramp up.
  7. TA is the "instant on" case temperature.

# **165 fBGA Capacitance (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	TDB	pF
C <sub>IO</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	TDB	pF

E212\_tbl07b

NOTE

- NOTE:** 1. This parameter is guaranteed by device characterization, but not production tested.

## Pin Configuration — 512K X 36, 119 BGA<sup>(1,2)</sup>

### Top View

	1	2	3	4	5	6	7
A	VDDQ	A <sub>6</sub>	A <sub>4</sub>	A <sub>18</sub>	A <sub>8</sub>	A <sub>16</sub>	VDDQ
B	NC	CE <sub>2</sub>	A <sub>3</sub>	ADV/LD	A <sub>9</sub>	CĒ <sub>2</sub>	NC
C	NC	A <sub>7</sub>	A <sub>2</sub>	VDD	A <sub>12</sub>	A <sub>15</sub>	NC
D	I/O <sub>16</sub>	I/O <sub>P3</sub>	VSS	NC	VSS	I/O <sub>P2</sub>	I/O <sub>15</sub>
E	I/O <sub>17</sub>	I/O <sub>18</sub>	VSS	CĒ <sub>1</sub>	VSS	I/O <sub>13</sub>	I/O <sub>14</sub>
F	VDDQ	I/O <sub>19</sub>	VSS	OĒ	VSS	I/O <sub>12</sub>	VDDQ
G	I/O <sub>20</sub>	I/O <sub>21</sub>	BW <sub>3</sub>	A <sub>17</sub>	BW <sub>2</sub>	I/O <sub>11</sub>	I/O <sub>10</sub>
H	I/O <sub>22</sub>	I/O <sub>23</sub>	VSS	R/W̄	VSS	I/O <sub>9</sub>	I/O <sub>8</sub>
J	VDDQ	VDD	VDD <sup>(1)</sup>	VDD	VDD <sup>(1)</sup>	VDD	VDDQ
K	I/O <sub>24</sub>	I/O <sub>26</sub>	VSS	CLK	VSS	I/O <sub>6</sub>	I/O <sub>7</sub>
L	I/O <sub>25</sub>	I/O <sub>27</sub>	BW <sub>4</sub>	NC	BW <sub>1</sub>	I/O <sub>4</sub>	I/O <sub>5</sub>
M	VDDQ	I/O <sub>28</sub>	VSS	CĒN	VSS	I/O <sub>3</sub>	VDDQ
N	I/O <sub>29</sub>	I/O <sub>30</sub>	VSS	A <sub>1</sub>	VSS	I/O <sub>2</sub>	I/O <sub>1</sub>
P	I/O <sub>31</sub>	I/O <sub>P4</sub>	VSS	A <sub>0</sub>	VSS	I/O <sub>0</sub>	I/O <sub>P1</sub>
R	NC	A <sub>5</sub>	LBŌ	VDD	VDD <sup>(1)</sup>	A <sub>13</sub>	NC
T	NC	NC	A <sub>10</sub>	A <sub>11</sub>	A <sub>14</sub>	NC <sup>(3)</sup>	ZZ
U	VDDQ	NC/TMS <sup>(2)</sup>	NC/TDI <sup>(2)</sup>	NC/TCK <sup>(2)</sup>	NC/TDO <sup>(2)</sup>	NC/TRST <sup>(2)</sup>	VDDQ

5313tbl 25

## Pin Configuration — 1M X 18, 119 BGA<sup>(1,2)</sup>

### Top View

	1	2	3	4	5	6	7
A	VDDQ	A <sub>6</sub>	A <sub>4</sub>	A <sub>19</sub>	A <sub>8</sub>	A <sub>16</sub>	VDDQ
B	NC	CE <sub>2</sub>	A <sub>3</sub>	ADV/LD	A <sub>9</sub>	CĒ <sub>2</sub>	NC
C	NC	A <sub>7</sub>	A <sub>2</sub>	VDD	A <sub>13</sub>	A <sub>17</sub>	NC
D	I/O <sub>8</sub>	NC	VSS	NC	VSS	I/O <sub>7</sub>	NC
E	NC	I/O <sub>9</sub>	VSS	CĒ <sub>1</sub>	VSS	NC	I/O <sub>6</sub>
F	VDDQ	NC	VSS	OĒ	VSS	I/O <sub>5</sub>	VDDQ
G	NC	I/O <sub>10</sub>	BW <sub>2</sub>	A <sub>18</sub>	VSS	NC	I/O <sub>4</sub>
H	I/O <sub>11</sub>	NC	VSS	R/W̄	VSS	I/O <sub>3</sub>	NC
J	VDDQ	VDD	VDD <sup>(1)</sup>	VDD	VDD <sup>(1)</sup>	VDD	VDDQ
K	NC	I/O <sub>12</sub>	VSS	CLK	VSS	NC	I/O <sub>2</sub>
L	I/O <sub>13</sub>	NC	VSS	NC	BW <sub>1</sub>	I/O <sub>1</sub>	NC
M	VDDQ	I/O <sub>14</sub>	VSS	CĒN	VSS	NC	VDDQ
N	I/O <sub>15</sub>	NC	VSS	A <sub>1</sub>	VSS	I/O <sub>0</sub>	NC
P	NC	I/O <sub>P2</sub>	VSS	A <sub>0</sub>	VSS	NC	I/O <sub>P1</sub>
R	NC	A <sub>5</sub>	LBŌ	VDD	VDD <sup>(1)</sup>	A <sub>12</sub>	NC
T	NC	A <sub>10</sub>	A <sub>15</sub>	NC <sup>(3)</sup>	A <sub>14</sub>	A <sub>11</sub>	ZZ
U	VDDQ	NC/TMS <sup>(2)</sup>	NC/TDI <sup>(2)</sup>	NC/TCK <sup>(2)</sup>	NC/TDO <sup>(2)</sup>	NC/TRST <sup>(2)</sup>	VDDQ

5313tbl 25a

#### NOTES:

1. J3, R5, and J5 do not have to be directly connected to VDD as long as the input voltage is  $\geq V_{IH}$ .
2. U2, U3, U4 and U6 will be pulled internally to VDD if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. U2, U3, U4 and U6 could be tied to VDD or VSS and U5 should be left unconnected. Or all JTAG inputs(TMS, TDI, and TCK and TRST) U2, U3, U4 and U6 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
3. The 36M address will be ball T6 (for the 512K x 36 device) and ball T4 (for the 1M x 18 device.)

**Synchronous Truth Table<sup>(1)</sup>**

CEN	R/W	Chip <sup>(5)</sup> Enable	ADV/LD	BWx	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (2 cycles later)
L	L	Select	L	Valid	External	X	LOAD WRITE	D <sup>(7)</sup>
L	H	Select	L	X	External	X	LOAD READ	Q <sup>(7)</sup>
L	X	X	H	Valid	Internal	LOAD WRITE / BURST WRITE	BURST WRITE (Advance burst counter) <sup>(2)</sup>	D <sup>(7)</sup>
L	X	X	H	X	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) <sup>(2)</sup>	Q <sup>(7)</sup>
L	X	Deselect	L	X	X	X	DESELECT or STOP <sup>(3)</sup>	HiZ
L	X	X	H	X	X	DESELECT / NOOP	NOOP	HiZ
H	X	X	X	X	X	X	SUSPEND <sup>(4)</sup>	Previous Value

5313 tbl 08

**NOTES:**

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.
3. Deselect cycle is initiated when either ( $\overline{CE}_1$  or  $\overline{CE}_2$  is sampled high or  $CE_2$  is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
4. When  $\overline{CEN}$  is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
5. To select the chip requires  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$ ,  $CE_2 = H$  on these chip enables. Chip is deselected if any one of the chip enables is false.
6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
7. Q - Data read from the device, D - data written to the device.

**Partial Truth Table for Writes<sup>(1)</sup>**

OPERATION	R/W	$\overline{BW}_1$	$\overline{BW}_2$	$\overline{BW}_3^{(3)}$	$\overline{BW}_4^{(3)}$
READ	H	X	X	X	X
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/Op1) <sup>(2)</sup>	L	L	H	H	H
WRITE BYTE 2 (I/O[8:15], I/Op2) <sup>(2)</sup>	L	H	L	H	H
WRITE BYTE 3 (I/O[16:23], I/Op3) <sup>(2,3)</sup>	L	H	H	L	H
WRITE BYTE 4 (I/O[24:31], I/Op4) <sup>(2,3)</sup>	L	H	H	H	L
NO WRITE	L	H	H	H	H

5313 tbl 09

**NOTES:**

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
2. Multiple bytes may be selected during the same cycle.
3. N/A for X18 configuration.

**Interleaved Burst Sequence Table (**LBO=VDD**)**

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

5313 tbl 10

## NOTE:

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.


**Linear Burst Sequence Table (**LBO=Vss**)**

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

5313 tbl 11

## NOTE:

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

**Functional Timing Diagram<sup>(1)</sup>**

5313drw 03

## NOTES:

- This assumes  $\overline{CEN}$ ,  $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_2$  are all true.
- All Address, Control and Data\_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data\_Out is valid after a clock-to-data delay from the rising edge of clock.

**Device Operation - Showing Mixed Load, Burst,  
Deselect and NOOP Cycles<sup>(2)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(1)}$	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Load read
n+1	X	X	H	X	L	X	X	X	Burst read
n+2	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0</sub>	Load read
n+3	X	X	L	H	L	X	L	Q <sub>0+1</sub>	Deselect or STOP
n+4	X	X	H	X	L	X	L	Q <sub>1</sub>	NOOP
n+5	A <sub>2</sub>	H	L	L	L	X	X	Z	Load read
n+6	X	X	H	X	L	X	X	Z	Burst read
n+7	X	X	L	H	L	X	L	Q <sub>2</sub>	Deselect or STOP
n+8	A <sub>3</sub>	L	L	L	L	L	L	Q <sub>2+1</sub>	Load write
n+9	X	X	H	X	L	L	X	Z	Burst write
n+10	A <sub>4</sub>	L	L	L	L	L	X	D <sub>3</sub>	Load write
n+11	X	X	L	H	L	X	X	D <sub>3+1</sub>	Deselect or STOP
n+12	X	X	H	X	L	X	X	D <sub>4</sub>	NOOP
n+13	A <sub>5</sub>	L	L	L	L	L	X	Z	Load write
n+14	A <sub>6</sub>	H	L	L	L	X	X	Z	Load read
n+15	A <sub>7</sub>	L	L	L	L	L	X	D <sub>5</sub>	Load write
n+16	X	X	H	X	L	L	L	Q <sub>6</sub>	Burst write
n+17	A <sub>8</sub>	H	L	L	L	X	X	D <sub>7</sub>	Load read
n+18	X	X	H	X	L	X	X	D <sub>7+1</sub>	Burst read
n+19	A <sub>9</sub>	L	L	L	L	L	L	Q <sub>8</sub>	Load write

5313 tbl 12

**NOTES:**

1.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .
2. H = High; L = Low; X = Don't Care; Z = High Impedance.

**Read Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	X	X	L	Q <sub>0</sub>	Contents of Address A <sub>0</sub> Read Out

5313 tbl 13

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

**Burst Read Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	H	X	L	X	X	X	Clock Setup Valid, Advance Counter
n+2	X	X	H	X	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read Out, Inc. Count
n+3	X	X	H	X	L	X	L	Q <sub>0+1</sub>	Address A <sub>0+1</sub> Read Out, Inc. Count
n+4	X	X	H	X	L	X	L	Q <sub>0+2</sub>	Address A <sub>0+2</sub> Read Out, Inc. Count
n+5	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0+3</sub>	Address A <sub>0+3</sub> Read Out, Load A <sub>1</sub>
n+6	X	X	H	X	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read Out, Inc. Count
n+7	X	X	H	X	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> Read Out, Inc. Count
n+8	A <sub>2</sub>	H	L	L	L	X	L	Q <sub>1+1</sub>	Address A <sub>1+1</sub> Read Out, Load A <sub>2</sub>

5313 tbl 14

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and CE<sub>2</sub> = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or CE<sub>2</sub> = L.

**Write Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	L	X	X	D <sub>0</sub>	Write to Address A <sub>0</sub>

5313 tbl 15

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and CE<sub>2</sub> = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or CE<sub>2</sub> = L.

**Burst Write Operation<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	H	X	L	L	X	X	Clock Setup Valid, Inc. Count
n+2	X	X	H	X	L	L	X	D <sub>0</sub>	Address A <sub>0</sub> Write, Inc. Count
n+3	X	X	H	X	L	L	X	D <sub>0+1</sub>	Address A <sub>0+1</sub> Write, Inc. Count
n+4	X	X	H	X	L	L	X	D <sub>0+2</sub>	Address A <sub>0+2</sub> Write, Inc. Count
n+5	A <sub>1</sub>	L	L	L	L	L	X	D <sub>0+3</sub>	Address A <sub>0+3</sub> Write, Load A <sub>1</sub>
n+6	X	X	H	X	L	L	X	D <sub>0</sub>	Address A <sub>0</sub> Write, Inc. Count
n+7	X	X	H	X	L	L	X	D <sub>1</sub>	Address A <sub>1</sub> Write, Inc. Count
n+8	A <sub>2</sub>	L	L	L	L	L	X	D <sub>1+1</sub>	Address A <sub>1+1</sub> Write, Load A <sub>2</sub>

5313 tbl 16

**NOTES:**

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and CE<sub>2</sub> = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or CE<sub>2</sub> = L.

**Read Operation with Clock Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored
n+2	A <sub>1</sub>	H	L	L	L	X	X	X	Clock Valid
n+3	X	X	X	X	H	X	L	Q <sub>0</sub>	Clock Ignored. Data Q <sub>0</sub> is on the bus.
n+4	X	X	X	X	H	X	L	Q <sub>0</sub>	Clock Ignored. Data Q <sub>0</sub> is on the bus.
n+5	A <sub>2</sub>	H	L	L	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read out (bus trans.)
n+6	A <sub>3</sub>	H	L	L	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> Read out (bus trans.)
n+7	A <sub>4</sub>	H	L	L	L	X	L	Q <sub>2</sub>	Address A <sub>2</sub> Read out (bus trans.)

5313 tbl 17

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and  $CE_2$  = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or  $CE_2$  = L.

**Write Operation with Clock Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address and Control meet setup.
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored.
n+2	A <sub>1</sub>	L	L	L	L	L	X	X	Clock Valid.
n+3	X	X	X	X	H	X	X	X	Clock Ignored.
n+4	X	X	X	X	H	X	X	X	Clock Ignored.
n+5	A <sub>2</sub>	L	L	L	L	L	X	D <sub>0</sub>	Write Data D <sub>0</sub>
n+6	A <sub>3</sub>	L	L	L	L	L	X	D <sub>1</sub>	Write Data D <sub>1</sub>
n+7	A <sub>4</sub>	L	L	L	L	L	X	D <sub>2</sub>	Write Data D <sub>2</sub>

5313 tbl 18

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and  $CE_2$  = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or  $CE_2$  = L.

**Read Operation with Chip Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O <sup>(3)</sup>	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	?	Deselected.
n+2	A <sub>0</sub>	H	L	L	L	X	X	Z	Address and Control meet setup.
n+3	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+4	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read out. Load A <sub>1</sub> .
n+5	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+6	X	X	L	H	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> Read out. Deselected.
n+7	A <sub>2</sub>	H	L	L	L	X	X	Z	Address and control meet setup.
n+8	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+9	X	X	L	H	L	X	L	Q <sub>2</sub>	Address A <sub>2</sub> Read out. Deselected.

5313 tbl 19

**NOTES:**

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and  $CE_2$  = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or  $CE_2$  = L.
3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

**Write Operation with Chip Enable Used<sup>(1)</sup>**

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	CEN	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	?	Deselected.
n+2	A <sub>0</sub>	L	L	L	L	L	X	Z	Address and Control meet setup.
n+3	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+4	A <sub>1</sub>	L	L	L	L	L	X	D <sub>0</sub>	Address Do Write in. Load A <sub>1</sub> .
n+5	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+6	X	X	L	H	L	X	X	D <sub>1</sub>	Address D <sub>1</sub> Write in. Deselected.
n+7	A <sub>2</sub>	L	L	L	L	L	X	Z	Address and control meet setup.
n+8	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+9	X	X	L	H	L	X	X	D <sub>2</sub>	Address D <sub>2</sub> Write in. Deselected.

5313 tbl 20

**NOTES:**

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and  $CE_2$  = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or  $CE_2$  = L.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 2.5V \pm 5\%$ )

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_U $	Input Leakage Current	$V_{DD} = \text{Max.}$ , $V_{IN} = 0V$ to $V_{DD}$	—	5	$\mu A$
$ I_{L\bar{O}} $	$L\bar{O}$ Input Leakage Current <sup>(1)</sup>	$V_{DD} = \text{Max.}$ , $V_{IN} = 0V$ to $V_{DD}$	—	30	$\mu A$
$ I_{LO} $	Output Leakage Current	$V_{OUT} = 0V$ to $V_{DDQ}$ , Device Deselected	—	5	$\mu A$
$I_{OL}$	Output Low Voltage	$I_{OL} = +6mA$ , $V_{DD} = \text{Min.}$	—	0.4	V
$I_{OH}$	Output High Voltage	$I_{OH} = -6mA$ , $V_{DD} = \text{Min.}$	2.0	—	V

NOTE:

5313 tbl 21

1. The  $L\bar{O}$  pin will be internally pulled to  $V_{DD}$  if it is not actively driven in the application, and the  $ZZ$  pin will be internally pulled to  $V_{SS}$  if not actively driven.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> ( $V_{DD} = 2.5V \pm 5\%$ )

Symbol	Parameter	Test Conditions	166MHz	150MHz	133MHz	100MHz	Unit
$I_{DD}$	Operating Power Supply Current	Device Selected, Outputs Open, $ADV/LD = X$ , $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$ , $f = f_{MAX}^{(2)}$	220	190	170	150	mA
$I_{SB1}$	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = 0^{(2,3)}$	30	30	30	30	mA
$I_{SB2}$	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = f_{MAX}^{(2,3)}$	80	50	40	35	mA
$I_{SB3}$	Idle Power Supply Current	Device Selected, Outputs Open, $CEN \geq V_{IH}$ , $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = f_{MAX}^{(2,3)}$	30	30	30	30	mA
$I_{ZZ}$	Full Sleep Mode Supply Current	Device Selected, Outputs Open, $CEN \leq V_{IH}$ , $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = f_{MAX}^{(2,3)}$ , $ZZ \geq V_{HD}$	30	30	30	30	mA

NOTES:

1. All values are maximum guaranteed values.  
2. At  $f = f_{MAX}$ , inputs are cycling at the maximum frequency of read cycles of  $1/t_{Cyc}$ ;  $f=0$  means no input lines are changing.  
3. For I/Os  $V_{HD} = V_{DDQ} - 0.2V$ ,  $V_{LD} = 0.2V$ . For other inputs  $V_{HD} = V_{DD} - 0.2V$ ,  $V_{LD} = 0.2V$ .

## AC Test Load




Figure 1. AC Test Load




Figure 2. Lumped Capacitive Load, Typical Derating

## AC Test Conditions

Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	$(V_{DDQ}/2)$
Output Timing Reference Levels	$(V_{DDQ}/2)$
AC Test Load	See Figure 1

5313 tbl 23

**AC Electrical Characteristics (V<sub>DD</sub> = 2.5V +/-5%, T<sub>A</sub> = 0 to 70°C)**


Symbol	Parameter	166MHz		150MHz		133MHz		100MHz		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Output Parameters</b>										
t <sub>CD</sub>	Clock High to Valid Data	—	3.5	—	3.8	—	4.2	—	5	ns
t <sub>CDC</sub>	Clock High to Data Change	1.0	—	1.5	—	1.5	—	1.5	—	ns
t <sub>CLZ</sub> <sup>(3,4,5)</sup>	Clock High to Output Active	1.0	—	1.5	—	1.5	—	1.5	—	ns
t <sub>CHZ</sub> <sup>(3,4,5)</sup>	Clock High to Data High-Z	1.0	3	1.5	3	1.5	3	1.5	3.3	ns
t <sub>OE</sub>	Output Enable Access Time	—	3.5	—	3.8	—	4.2	—	5	ns
t <sub>OLZ</sub> <sup>(3,4)</sup>	Output Enable Low to Data Active	0	—	0	—	0	—	0	—	ns
t <sub>OHZ</sub> <sup>(3,4)</sup>	Output Enable High to Data High-Z	—	3.5	—	3.8	—	4.2	—	5	ns
<b>Set Up Times</b>										
t <sub>SE</sub>	Clock Enable Setup Time	1.5	—	1.5	—	1.7	—	2.0	—	ns
t <sub>SA</sub>	Address Setup Time	1.5	—	1.5	—	1.7	—	2.0	—	ns
t <sub>SD</sub>	Data In Setup Time	1.5	—	1.5	—	1.7	—	2.0	—	ns
t <sub>SW</sub>	Read/Write (R/W) Setup Time	1.5	—	1.5	—	1.7	—	2.0	—	ns
t <sub>SADV</sub>	Advance/Load (ADV/LD) Setup Time	1.5	—	1.5	—	1.7	—	2.0	—	ns
t <sub>SC</sub>	Chip Enable/Select Setup Time	1.5	—	1.5	—	1.7	—	2.0	—	ns
t <sub>SB</sub>	Byte Write Enable (BWx) Setup Time	1.5	—	1.5	—	1.7	—	2.0	—	ns
<b>Hold Times</b>										
t <sub>HE</sub>	Clock Enable Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>HA</sub>	Address Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>HD</sub>	Data In Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>HW</sub>	Read/Write (R/W) Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>HADV</sub>	Advance/Load (ADV/LD) Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>HC</sub>	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>HB</sub>	Byte Write Enable (BWx) Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns

**NOTES:**

1. t<sub>F</sub> = 1/t<sub>CYC</sub>.
2. Measured as HIGH above 0.6V<sub>DDQ</sub> and LOW below 0.4V<sub>DDQ</sub>.
3. Transition is measured ±200mV from steady-state.
4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
5. To avoid bus contention, the output buffers are designed such that t<sub>CHZ</sub> (device turn-off) is faster than t<sub>CLZ</sub> (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because t<sub>CLZ</sub> is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 2.625V) than t<sub>CHZ</sub>, which is a Max. parameter (worse case at 70 deg. C, 2.375V).

5313 tbl 24


## Timing Waveform of Read Cycle<sup>(1,2,3,4)</sup>



### NOTES:

1. Q(A<sub>1</sub>) represents the first output from the external address A<sub>1</sub>. Q(A<sub>2</sub>) represents the first output from the external address A<sub>2</sub>; Q(A<sub>2+</sub>) represents the next output data in the burst sequence of the base address A<sub>2</sub>, etc. where address bits A<sub>0</sub> and A<sub>1</sub> are advancing for the four word burst in the sequence defined by the state of the  $\overline{BO}$  input.
2. CE timing transitions are identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals. For example, when  $\overline{CE}_1$  and  $\overline{CE}_2$  are LOW on this waveform, CE<sub>2</sub> is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
4. R/W don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.


## Timing Waveform of Write Cycles<sup>(1,2,3,4,5)</sup>



### NOTES:


1.  $D(A_1)$  represents the first input to the external address  $A_1$ .  $D(A_2)$  represents the next input data in the burst sequence of the base address  $A_2$ , etc. where address bits  $A_0$  and  $A_1$  are advancing for the four word burst in the sequence defined by the state of the  $\overline{EO}$  input.
2.  $CE_1$  timing transitions are identical but inverted to  $\overline{CE_1}$  and  $\overline{CE_2}$  signals. For example, when  $\overline{CE_1}$  and  $\overline{CE_2}$  are LOW on this waveform,  $CE_2$  is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling  $ADV/LD$  LOW.
4.  $RW$  is don't care when the SRAM is bursting ( $ADV/LD$  sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the  $RW$  signal when new address and control are loaded into the SRAM.
5. Individual Byte Write signals ( $BWx$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when  $RW$  signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

## Timing Waveform of Combined Read and Write Cycles (1.2.3)




### NOTES:

1.  $Q(A_1)$  represents the first output from the external address  $A_1$ .  $D(A_2)$  represents the input data to the SRAM corresponding to address  $A_2$ .
2.  $CE_2$  timing transitions are identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals. For example, when  $\overline{CE}_1$  and  $\overline{CE}_2$  are LOW on this waveform,  $CE_2$  is HIGH.
3. Individual Byte Write signals ( $\overline{BW}_i$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when  $R\bar{W}$  signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

**Timing Waveform of CEN Operation<sup>(1,2,3,4)</sup>****NOTES:**

1. Q(A<sub>1</sub>) represents the first output from the external address A<sub>1</sub>. D(A<sub>2</sub>) represents the input data to the SRAM corresponding to address A<sub>2</sub>.
2. CE timing transitions are identical but inverted to the CE<sub>1</sub> and CE<sub>2</sub> signals. For example, when CE<sub>1</sub> and CE<sub>2</sub> are LOW on this waveform, CE<sub>2</sub> is HIGH.
3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals (BW<sub>1</sub>-BW<sub>4</sub>) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


## **Timing Waveform of $\overline{CS}$ Operation<sup>(1,2,3,4)</sup>**



## NOTES

1. Q(A) represents the first output from the external address A1. D(A3) represents the input data to the SRAM corresponding to address A3.
  2. CE1 timing transitions are identical but inverted to the  $\overline{CE_1}$  and  $\overline{CE_2}$  signals. For example, when  $\overline{CE_1}$  and  $\overline{CE_2}$  are LOW on this waveform,  $CE_2$  is HIGH.
  3.  $\overline{CE_1}$  when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
  4. Individual Byte Write signals ( $\overline{BW}_x$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when  $R\overline{W}$  signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

## 100-Pin Thin Quad Flatpack (TQFP) Package Diagram Outline




S Y B D	JEDEC VARIATION			N O E
	DJ	NOM	MAX	
A	—	—	1.60	
A1	.05	.10	.15	
A2	1.35	1.40	1.45	
D	22.00 BSC		4	
D1	20.00 BSC		5.2	
E	16.00 BSC		4	
E1	14.00 BSC		5.2	
N	100			
ND	30			
NE	20			
e	.65 BSC			
b	.22	.32	.38	7
b1	.22	.30	.33	
ccc	—	—	.10	
ddd	—	—	.15	

### NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- DATUMS [A-B] AND [D-E] TO BE DETERMINED AT DATUM PLANE [H-]
- DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE [C-]
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
- EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- ALL DIMENSIONS ARE IN MILLIMETERS
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION DJ AND BX

### LAND PATTERN DIMENSIONS



	MIN	MAX
P	22.80	23.00
P1	19.80	20.00
P2	18.85	BSC
Q	16.80	17.00
Q1	13.80	14.00
Q2	12.35	BSC
X	.30	.30
e	.65	BSC
N	100	

TOLERANCES UNLESS SPECIFIED	DECIMAL	ANGULAR
XXXX	XXXX	±
XXX.X	XXX.X	
XXX.XX	XXX.XX	
XXX.XXX	XXX.XXX	

**APPROVALS**

DRAWN	08/09/94	DATE
CHECKED		

**REVIEWS**

DDN	REV	DESCRIPTION	DATE	APPROVED
-----	-----	-------------	------	----------

**Integrated Device Technology, Inc.**  
2375 Sandier Way, Santa Clara, CA 95054  
PHONE: (408) 727-8116 FAX: (408) 492-8874 INTEL 810-338-2070


**TITLE** PK PACKAGE OUTLINE  
14.0 X 20.0 X 1.4 mm TQFP  
1.00/.10 FORM


**SIZE** DRAWING No. **REV**

**PSC-4045** **C**

**DO NOT SCALE DRAWING** **SHEET 2 OF 2**

## 119 Ball Grid Array (BGA) Package Diagram Outline



**Timing Waveform of  $\overline{OE}$  Operation<sup>(1)</sup>**

5313 drw 11

**NOTE:**

1. A read operation is assumed to be in progress.

**Ordering Information**

IDT	<u>XXXX</u>	<u>S</u>	<u>XX</u>	<u>XX</u>	
Device Type		Power	Speed	Package	
				PF BG	100-Pin Plastic Thin Quad Flatpack (TQFP) 119 Ball Grid Array (BGA)
			166 150 133 100		Clock Frequency in Megahertz
				IDT71T75602 IDT71T75802	512Kx36 Pipelined ZBT SRAM 1Mx18 Pipelined ZBT SRAM

5313 drw 12

**Advanced Datasheet:**

"Advance Information" datasheets contain initial descriptions, subject to change, for products which are in development, including features and block diagrams.

## Datasheet Document History

<u>Rev</u>	<u>Date</u>	<u>Pages</u>	<u>Description</u>
0	04/20/00		Created New Datasheet
1	05/25/00	Pg.1,14,15,25	Added 166MHz speed grade offering
		Pg. 1,2,14	Corrected error in ZZ Sleep Mode
		Pg. 23	AddBQ165 Package Diagram Outline
		Pg. 24	Corrected 119BGA Package Diagram Outline.
		Pg. 25	Corrected topmark on ordering information
2	08/23/01	Pg. 1,2,24	Removed reference of BQ165 Package
		Pg. 7	Removed page of the 165 BGA pin configuration
		Pg. 23	Removed page of the 165 BGA package diagram outline
3	10/16/01	Pg. 6	Corrected 3.3V to 2.5V in Note 2
	10/29/01	Pg. 13	Improved DC Electrical characteristics-parameters improved: Icc, ISB2, ISB3, IZZ.
4	12/21/01	Pg. 4-6	Added clarification to JTAG pins, allow for NC. Added 36M address pin locations.
		Pg. 14	Revised 166MHz tcDC(min), tCLZ(min) and tCHZ(min) to 1.0ns

**CORPORATE HEADQUARTERS**

2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

**for Tech Support:**

[sramhelp@idt.com](mailto:sramhelp@idt.com)  
800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.