

2.5V CMOS Static RAM 1 Meg (64K x 16-Bit)

Advance Information IDT71T016SA

Features

- 64K x 16 advanced high-speed CMOS Static RAM
- Equal access and cycle times
 - Commercial: 10/12/15/20ns
 - Industrial: 12/15/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly LVTTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Single 2.5V power supply
- Available in 44-pin Plastic SOJ, 44-pin TSOP, and 48-Ball Plastic FBGA packages


Description

The IDT71T016 is a 1,048,576-bit high-speed Static RAM organized as $64K \times 16$. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71T016 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71T016 are LVTTL-compatible and operation is from a single 2.5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71T016 is packaged in a JEDEC standard a 44-pin Plastic SOJ, 44-pin TSOP Type II, and a 48-ball plastic 7 x 7 mm FBGA.

Functional Block Diagram




5326 drw 01

AUGUST 2001

©2001 Integrated Device Technology, Inc. DSC-5326/00

Pin Configurations



150P Top View

	1	2	3	4	5	6
Α	BLE	ŌĒ	Ao	A 1	A 2	NC
В	I/O8	BHE	Аз	A 4	<u>cs</u>	I/Oo
С	I /O9	I/O 10	A 5	A 6	I /O1	I/O2
D	Vss	I /O ₁₁	NC	A 7	I/O3	Vdd
Е	Vdd	I/O ₁₂	NC	NC	I/O4	Vss
F	I/O14	I/O 13	A 14	A 15	I/O5	I/O6
G	I/O ₁₅	NC	A 12	A 13	WE	I/O7
Н	NC	A 8	А9	A 10	A 11	NC

FBGA (BF48-1) Top View

Pin Description

A0 - A15	Address Inputs	Input
C S	Chip Select	Input
WE	Write Enable	Input
ŌĒ	Output Enable	Input
BHE	High Byte Enable	Input
BLE	Low Byte Enable	Input
I/O0 - I/O15	Data Input/Output	VO
VDD	2.5V Power	Power
Vss	Ground	Gnd

5326 tbl 01

5326 tbl 02a

Truth Table⁽¹⁾

		•					
<u>cs</u>	ŌĒ	WE	BLE	BHE	I/O0-I/O7	I/O8-I/O15	Function
Н	Х	Х	Х	Х	High-Z High-Z		Deselected – Standby
L	L	Н	L	Н	DATAOUT High-Z Lo		Low Byte Read
L	L	Н	Н	L	High-Z	DATA out	High Byte Read
L	L	Н	L	L	DATAout	DATAout	Word Read
L	Х	L	L	L	DATAIN	DATAIN	Word Write
L	Х	L	L	Н	DATAIN	High-Z	Low Byte Write
L	Х	L	Н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	Х	Х	High-Z	High-Z Outputs Disabled	
L	Х	Х	Н	Н	High-Z	High-Z	Outputs Disabled

NOTE:

1. $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

5326 tbl 02

Absolute Maximum Ratings(1)

Symbol	Rating	Value	Unit
VDD	Supply Voltage Relative to Vss	-0.3 to +3.6	٧
Vin, Vout	Terminal Voltage Relative to Vss	-0.3 to VDD+0.3	V
TBIAS	Temperature Under Bias	–55 to +125	°C
Tstg	Storage Temperature	–55 to +125	°C
Рт	Power Dissipation	1.25	W
Іоит	DC Output Current	50	mA

NOTE: 5326 tbl 0

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.

Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 3dV$	6	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

 $1. \quad This \, parameter \, is \, guaranteed \, by \, device \, characterization, \, but \, not \, production \, tested.$

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	V _{DD}
Commercial	0°C to +70°C	0V	See Below
Industrial	-40°C to +85°C	0V	See Below

5326 tbl 04

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	2.375	2.5	2.625	٧
Vss	Ground	0	0	0	V
VIH	Input High Voltage	1.7		V _{DD} +0.3	V
VIL	Input Low Voltage	-0.3		0.7	٧

5326 tbl 05

DC Electrical Characteristics

(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

			IDT71T016SA		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
Iu	Input Leakage Current	VDD = Max., VIN = VSS to VDD	_	5	μA
ILO	Output Leakage Current	VDD = Max., $\overline{\text{CS}}$ = VIH, VOUT = VSS to VDD	_	5	μA
Vol	Output Low Voltage	lol = 2.0mA, VDD = Min.	_	0.7	V
Vон	Output High Voltage	loн = 2.0mA, Vdd = Min.	1.7	_	V

DC Electrical Characteristics (1,2)

(VDD = Min. to Max., VLC = 0.2V, VHC = VDD - 0.2V)

71T016SA10 71T016SA12 71T016SA15 71T016SA20 **Parameter** Com'l Com'l Symbol Com'l Ind Ind Com'l Ind Unit 160 150 160 130 130 120 120 Max. Dynamic Operating Current lcc mΑ $\overline{CS} \leq V_{LC}$, Outputs Open, VDD = Max., f = fMAX⁽³⁾ 125 Typ.(4) 120 110 110 Dynamic Standby Power Supply Current IsB 45 40 45 35 35 30 30 mΑ $\overline{CS} \ge VHC$, Outputs Open, VDD = Max., $f = fMAX^{(3)}$ Full Standby Power Supply Current (static) 10 15 15 15 15 15 ISB₁ 15 mΑ $\overline{\text{CS}} \ge \text{VHC}$, Outputs Open, VDD = Max., f = $0^{(3)}$

NOTES:

- 1. All values are maximum guaranteed values.
- 2. All inputs switch between 0.2V (Low) and VDD 0.2V (High).
- 3. fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.
- 4. Typical values are measured at 2.5V, 25°C and with equal read and write cycles.

5326 tbl 07

5326 tbl 8

AC Test Conditions

Input Pulse Levels	0V to 2.5V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	(VDD/2)
Output Reference Levels	(VDD/2)
AC Test Load	See Figure 1, 2 and 3

5326 tbl 09

AC Test Loads





Figure 1. AC Test Load



 ${}^{\star}\text{Including jig and scope capacitance}.$

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)




Figure 3. Output Capacitive Derating

AC Electrical Characteristics (VDD = Min. to Max., Commercial and Industrial Temperature Ranges)


		71T016	SA10 ⁽²⁾	71T01	6SA12	71T01	6SA15	71T01	6SA20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCL	.E									
trc	Read Cycle Time	10	_	12	_	15	_	20	_	ns
taa	Address Access Time	_	10	_	12	_	15	_	20	ns
tacs	Chip Select Access Time	_	10	_	12		15		20	ns
tclz ⁽¹⁾	Chip Select Low to Output in Low-Z	4	_	4	_	5	_	5	_	ns
tchz ⁽¹⁾	Chip Select High to Output in High-Z	_	5	_	6		6		8	ns
toe	Output Enable Low to Output Valid	_	5	_	6	_	7		8	ns
tolz ⁽¹⁾	Output Enable Low to Output in Low-Z	0	_	0	_	0		0		ns
tohz ⁽¹⁾	Output Enable High to Output in High-Z	_	5	_	6	_	6		8	ns
tон	Output Hold from Address Change	4	_	4	_	4	_	4	_	ns
tBE	Byte Enable Low to Output Valid	_	5	_	6	_	7	_	8	ns
tBLZ ⁽¹⁾	Byte Enable Low to Output in Low-Z	0	_	0	_	0	_	0	_	ns
tвнz ⁽¹⁾	Byte Enable High to Output in High-Z	_	5	_	6		6		8	ns
WRITE CYC	LE									
twc	Write Cycle Time	10	_	12	_	15	_	20	_	ns
taw	Address Valid to End of Write	7	_	8	_	10	_	12	_	ns
tcw	Chip Select Low to End of Write	7	_	8	_	10	_	12	_	ns
tBW	Byte Enable Low to End of Write	7	_	8	_	10	_	12		ns
tAS	Address Set-up Time	0	—	0	—	0		0		ns
twr	Address Hold from End of Write	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	7	—	8	—	10		12	_	ns
tow	Data Valid to End of Write	5	_	6	_	7	_	9	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	ns
tow ⁽¹⁾	Write Enable High to Output in Low-Z	3	_	3	_	3		3		ns
twnz ⁽¹⁾	Write Enable Low to Output in High-Z	_	5	_	6	_	6	_	8	ns

NOTES: 5326 tbl 10

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

2. 0°C to +70°C temperature range only.


Timing Waveform of Read Cycle No. 1(1,2,3)



NOTES:

- 1. $\overline{\text{WE}}$ is HIGH for Read Cycle.
- 2. Device is continuously selected, $\overline{\text{CS}}$ is LOW.
- 3. \overline{OE} , \overline{BHE} , and \overline{BLE} are LOW.


Timing Waveform of Read Cycle No. 2(1)



NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Address must be valid prior to or coincident with the later of \overline{CS} , \overline{BHE} , or \overline{BLE} transition LOW; otherwise tax is the limiting parameter.
- 3. Transition is measured ±200mV from steady state.


Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)




NOTES:

- 1. A write occurs during the overlap of a LOW $\overline{\text{CS}}$, LOW $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$, and a LOW $\overline{\text{WE}}$.
- 2. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the ČS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,4)




Timing Waveform of Write Cycle No. 3 (BHE, BLE Controlled Timing)(1,4)



NOTES:

- 1. A write occurs during the overlap of a LOW $\overline{\text{CS}}$, LOW $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$, and a LOW $\overline{\text{WE}}$.
- 2. \overline{OE} is continuously \overline{HIGH} . If during a \overline{WE} controlled write cycle \overline{OE} is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the $\overline{\text{CS}}$ LOW or $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ LOW transition occurs simultaneously with or after the $\overline{\text{WE}}$ LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Ordering Information



^{**} Commercial temperature range only.

5326 drw 11

Datasheet Document History

08/23/01

Created new datasheet



CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674

www.idt.com

for Tech Support: sramhelp@idt.com 800-544-7726, x4033