



**BiCMOS Static RAM
240K (16K x 15-Bit)
Cache-Tag RAM
for PowerPC™ and RISC Processors**

IDT71216

Features

- ◆ 16K x 15 Configuration
 - 12 TAG Bits
 - 3 Separate I/O Status Bits (Valid, Dirty, Write Through)
- ◆ Match output uses Valid bit to qualify MATCH output
- ◆ High-Speed Address-to-Match comparison times
 - 8/9/10/12ns over commercial temperature range
- ◆ **TA** circuitry included inside the Cache-Tag for highest speed operation
- ◆ Asynchronous Read/Match operation with Synchronous Write and Reset operation
- ◆ Separate **WE** for the TAG bits and the Status bits
- ◆ Separate **OE** for the TAG bits, the Status bits, and **TA**
- ◆ Synchronous **RESET** pin for invalidation of all Tag entries
- ◆ Dual Chip selects for easy depth expansion with no performance degradation
- ◆ I/O pins both 5V TTL and 3.3V LVTTL compatible with VccQ pins
- ◆ **PWRDN** pin to place device in low-power mode
- ◆ Packaged in a 80-pin plastic Thin Quad Flat Pack (TQFP).

Description

The IDT71216 is a 245,760-bit Cache Tag Static RAM, organized 16K x 15 and designed to support PowerPC and other RISC processors at bus speeds up to 66MHz. There are twelve common I/O TAG bits, with the remaining three bits used as status bits. A 12-bit comparator is on-chip to allow fast comparison of the twelve

stored TAG bits and the current Tag input data. An active HIGH MATCH output is generated when these two groups of data are the same for a given address. This high-speed MATCH signal, with tADM as fast as 8ns, provides the fastest possible enabling of secondary cache accesses.

The three separate I/O status bits (VLD, DTY, and WT) can be configured for either dedicated or generic functionality, depending on the SFUNC input pin. With SFUNC LOW, the status bits are defined and used internally by the device, allowing easier determination of the validity and use of the given Tag data. SFUNC HIGH releases the defined internal status bit usage and control, allowing the user to configure the status bit information to fit his system needs. A synchronous **RESET** pin, when held LOW at a rising clock edge, will reset all status bits in the array for easy invalidation of all Tag addresses.

The IDT71216 also provides the option for Transfer Acknowledge (**TA**) generation within the cache tag itself, based upon MATCH, VLD bit, WT bit, and external inputs provided by the user. This can significantly simplify cache controller logic and minimize cache decision time. Match and Read operations are both asynchronous in order to provide the fastest access times possible, while Write operations are synchronous for ease of system timing.

The IDT71216 uses a 5V power supply on Vcc, with separate VccQ pins provided for the outputs to offer compliance with both 5V TTL and 3.3V LVTTL Logic levels. The **PWRDN** pin offers a low-power standby mode to reduce power consumption by 90%, providing significant system power savings.

The IDT71216 is fabricated using IDT's high-performance, high-reliability BiCMOS technology and is offered in a space-saving 80-pin plastic Thin Quad Flat Pack (TQFP) package.


Pin Descriptions

A0 – A13	Address Inputs	Input
CS1, CS2	Chip Selects	Input
WET	Write Enable – Tag Bits	Input
WES	Write Enable – Status Bits	Input
OET	Output Enable – Tag Bits	Input
OES	Output Enable – Status Bits	Input
RESET	Status Bit Reset	Input
PWRDN	Powerdown Mode Control Pin	Input
SFUNC	Status Bit Function Control Pin	Input
TT1	Read/Write Input from Processor	Input
VLDIN/S1IN	Valid Bit/S1 Bit Input	Input
DTYIN/S2IN	Dirty Bit/S2 Bit Input	Input
WTIN/S3IN	Write Through Bit/S3 Bit Input	Input

CLK	System Clock	Input
TAH	TA Force High	Input
TAOE	TA Output Enable	Input
TAIN	Additional TA Input	Input
TA	Transfer Acknowledge	Output
TAG0 – TAG11	Tag Data Input/Outputs	I/O
VLDOUT/S1OUT	Valid Bit/S1 Bit Output	Output
DTYOUT/S2OUT	Dirty Bit/S2 Bit Output	Output
WTOUT/S3OUT	Write Through Bit/S3 Bit Output	Output
MATCH	Match	Output
Vcc	+5V Power	Pwr
VccQ	Output Buffer Power	QPwr
Vss	Ground	Gnd


3067tbl01

Pin Configuration



TQFP
Top View

Functional Block Diagram



3067 drw 02

Truth Tables — Chip Select, Reset, and Power-Down Functions^(1,2)

CS1	CS2	<u>RESET</u>	PWRDN	CLK	WET	WES	<u>TAOE</u>		TAG	VLDOUT	DTYOUT	WTOUT	MATCH	<u>TA</u>	OPERATION	POWER	
CHIP SELECT FUNCTION																	
H	X	X	H	X	X	X	X		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Deselected	Active	
X	L	X	H	X	X	X	X		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Deselected	Active	
L	H	X	H	X	X	X	X		—	—	—	—	—	—	Selected	Active	
RESET FUNCTION																	
L	H	L	H	↑	H	H	L		Hi-Z	L ⁽³⁾	H	Reset Status	Active				
L	H	L	H	↑	H	H	H		Hi-Z	L ⁽³⁾	Hi-Z	Reset Status	Active				
H	X	L	H	↑	H	H	X		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Reset Status	Active	
X	L	L	H	↑	H	H	X		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Reset Status	Active	
X	X	L	H	↑	L	X	X		—	—	—	—	—	—	Not Allowed	—	
X	X	L	H	↑	X	L	X		—	—	—	—	—	—	Not Allowed	—	
POWER-DOWN FUNCTION																	
X	X	X	L	X	H	H	X		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Power-down	Standby	

3067 tbl 02

NOTES:

1. "H" = V_{IH}, "L" = V_{IL}, "X" = don't care, "—" = unrelated.
2. OET, OES, TT1, TAH, TAIN and SFUNC are "X" for this table.
3. OES is LOW.

Truth Tables — Read and Write Functions^(1,2)

<u>OET</u>	<u>OES</u>	<u>WET</u>	<u>WES</u>	CLK	TT1		TAG	VLDIN	DTYIN	WTIN	VLDOUT	DTYOUT	WTOUT	MATCH	OPERATION
READ FUNCTION															
L	X	H	X	X	X		DOUT	—	—	—	—	—	—	DOUT	Read TAG I/O
X	L	X	X	X	X		—	—	—	—	DOUT	DOUT	DOUT	DOUT	Read Status Bits
H	X	X	X	X	X		Hi-Z	—	—	—	—	—	—	DOUT	TAG I/O Disable
X	H	X	X	X	X		—	—	—	—	Hi-Z	Hi-Z	Hi-Z	DOUT	Status Disabled
WRITE FUNCTION															
H	X	L	X	↑	X		DIN	—	—	—	Dout	Dout	Dout	L	Write TAG I/O
L	X	L	X	↑	X		—	—	—	—	—	—	—	—	Not Allowed
X	L	X	L	↑	X		—	DIN	DIN	DIN	DOUT ⁽³⁾	DOUT ⁽³⁾	DOUT ⁽³⁾	L	Write Status Bits
X	H	X	L	↑	X		—	DIN	DIN	DIN	Hi-Z	Hi-Z	Hi-Z	L	Write Status Bits

3067 tbl 03

NOTES:

1. "H" = V_{IH}, "L" = V_{IL}, "X" = don't care, "—" = unrelated.
2. This table applies when CS1 is LOW and CS2, RESET, and PWRDN are HIGH. TAOE, TAH, TAIN and SFUNC are "X" for this table.
3. Dout in this case is the same as DIN; that is, the input data is written through to the outputs during the write operation.

Truth Table — Match Function^(1,2,3)

CS1	CS2	SFUNC	\overline{OET}	WET	WES		TAG	VLD ⁽⁴⁾	DTY ⁽⁴⁾	WT ⁽⁴⁾	MATCH	OPERATION
H	X	X	X	X	X		Hi-Z	—	—	—	Hi-Z	Deselected
X	L	X	X	X	X		Hi-Z	—	—	—	Hi-Z	Deselected
L	H	X	X	X	X		—	—	—	—	DOUT	Selected
L	H	X	L	H	X		DOUT	—	—	—	L	Read Tag I/O
L	H	X	H	L	X		DIN	—	—	—	L	Write Tag I/O
L	H	X	X	X	L		—	DIN	DIN	DIN	L	Write Status Bits
L	H	L	H	H	H		TAGIN	L	—	—	L	Invalid Data — Dedicated Status Bits
L	H	L	H	H	H		TAGIN	H	—	—	M	Match — Dedicated Status Bits
L	H	H	H	H	H		TAGIN	X	—	—	M	Match — Generic Status Bits

3067 tbl 04

NOTES:

- "H" = V_{IH} , "L" = V_{IL} , "X" = don't care, "—" = unrelated.
- $M = \text{HIGH}$ if TAGIN equals the memory contents at that address; $M = \text{LOW}$ if TAGIN does not equal the memory contents at that address.
- $\overline{\text{PWRDN}}$ and $\overline{\text{RESET}}$ are HIGH for this table. TT1, TAH, $\overline{\text{TAOE}}$, $\overline{\text{TAIN}}$, $\overline{\text{OES}}$, and CLK are "X".
- This column represents the stored memory cell data for the given Status bit at the selected address.

Truth Table — $\overline{\text{TA}}$ Function^(1,2,3,5)

$\overline{\text{TAOE}}$	$\overline{\text{TAIN}}^{(6)}$	\overline{OET}	WET	WES	TAH	TT1	SFUNC	VLD ⁽⁴⁾	DTY ⁽⁴⁾	WT ⁽⁴⁾	TAG	MATCH	$\overline{\text{TA}}$	OPERATION
H	X	X	X	X	X	X	X	X	—	X	—	—	Hi-Z	$\overline{\text{TA}}$ Disabled
L	L	X	X	X	X	X	X	X	—	X	—	X	L	External $\overline{\text{TA}}$ Input ⁽⁷⁾
L	H	L	X	X	X	X	X	X	—	X	DOUT	L	H	Read TAG
L	H	X	L	X	X	X	X	X	—	X	DIN	L	H	Write TAG
L	H	X	X	L	X	X	X	DIN	DIN	DIN	—	L	H	Write Status
L	H	X	X	X	H	X	X	X	—	X	—	X	H	Force $\overline{\text{TA}}$ HIGH
L	H	X	X	X	X	X	L	L	—	X	—	L	H	Invalid TAG
L	H	X	X	X	X	L	L	X	—	H	—	X	H	Write Through
L	H	H	H	H	L	X	L	H	—	L	TAGIN	M	\overline{M}	Compare
L	H	H	H	H	L	H	L	H	—	X	TAGIN	M	\overline{M}	Compare
L	H	H	H	H	L	X	L	H	—	X	TAGIN	M	\overline{M}	Compare
L	H	H	H	H	L	X	H	X	—	X	TAGIN	M	\overline{M}	Compare

3067 tbl 05

NOTES:

- "H" = V_{IH} , "L" = V_{IL} , "X" = don't care, "—" = unrelated.
- $M = \text{HIGH}$ if TAGIN equals the memory contents at that address; $M = \text{LOW}$ if TAGIN does not equal the memory contents at that address.
- $\overline{\text{PWRDN}}$ and $\overline{\text{RESET}}$ are HIGH for this table. CLK and $\overline{\text{OES}}$ are "X".
- This column represents the stored memory cell data for the given Status bit at the selected address.
- CS1 is LOW, CS2 is HIGH for this table.
- $\overline{\text{TAIN}}$ is a synchronous input; thus the inputs noted in the table must be applied during a rising CLK edge.
- $\overline{\text{TAIN}}$ will be a factor in determining the $\overline{\text{TA}}$ output in all cases except when TAH is HIGH and there is a valid MATCH. In that case, $\overline{\text{TA}}$ will be LOW(Valid).

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	V
Vcco	5V Output Buffers	4.75	5.0	5.25	V
Vcco	3.3V Output Buffers	3.0	3.3	3.6	V
Vss	Supply Ground	0	0	0	V
VIH	Input High Voltage	2.2	3.0	Vcc+0.3	V
VIHQ	I/O High Voltage	2.2	3.0	Vcco+0.3	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 3067 tbl 06

1. VIL(min.) = -1.5V for pulse width of less than 10ns, once per cycle.

Capacitance

(TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	pF
CTAG	TAG Input/Ouput Capacitance	VIO = 0V	7	pF
COUT	Output Capacitance	VOUT = 0V	7	pF

NOTE: 3067 tbl 07

1. This parameter is determined by device characterization but is not production tested.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VCC = 5.0V ± 5%, VCCO = 5.0V ± 5% or 3.3V ± 0.3V)

Symbol	Parameter	Test Condition		Min.	Max.	Unit
		Condition	Value			
IUL	Input Leakage Current	VCC = Max., VIN = 0V to VCC		—	5	
IOL	Output Leakage Current	CS1 ≥ VIH, CS2 ≤ VIL, OE ≥ VIH, VCC = Max. VOUT = 0V to VCCO, VCCO = Max.		—	5	µA
VOH	Output Low Voltage	IOL = 4mA, VCC = Min.		—	0.4	V
VOH	Output High Voltage	IOH = -4mA, VCC = Min.		2.4	—	V

3067 tbl 09

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,2) (VCC = 5.0V ± 5%)

Symbol	Parameter	Test Condition	71216S8		71216S9		71216S10		71216S12		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
Icc	Operating Power Supply Current	PWRDN ≥ VIH Outputs Open, VCC = Max., f = fMAX ⁽³⁾	330	—	300	—	290	—	280	—	mA
Isb	Standby Power Supply Current	PWRDN ≤ VIL, VIN ≥ VIH or ≤ VIL VCC = Max., f = fMAX ⁽³⁾	30	—	30	—	30	—	30	—	mA
Isb1	Full Standby Power Supply Current	PWRDN ≤ VIL, VIN ≥ VHC or ≤ VLC ⁽⁴⁾ VCC = Max., f = 0 ⁽³⁾	25	—	25	—	25	—	25	—	mA

NOTES:

- All values are maximum guaranteed values.
- CS1 ≤ VIL, CS2 ≥ VIH.
- fMAX = 1/tcyc (all address inputs are cycling at fMAX). f = 0 means no address input lines are changing.
- VHC = VCC - 0.2V, VLC = 0.2V

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0 ⁽²⁾	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
TSTG	Storage Temperature	-65 to +150	°C
PT	Power Dissipation	1.7	W
IOUT	DC Output Current	20	mA

3067 tbl 08

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VIN should not exceed VCC+0.5V. All pins should not exceed 7.0V. VCCO should never exceed VCC, and VCC should never exceed VCCO + 4.0V.

AC Electrical Characteristics

($V_{CC} = 5.0V \pm 5\%$, $V_{CCQ} = 5.0V \pm 5\%$ or $3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Symbol	Parameter	IDT71216S8		IDT71216S9		IDT71216S10		IDT71216S12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE										
taat	Address Access Time Tag Bits	—	10	—	11	—	12	—	14	ns
tacst	Chip Select Access Time Tag Bits	—	8	—	9	—	10	—	12	ns
tclz ⁽¹⁾	Chip Select to Tag and Status Bits in Low-Z	1	—	1	—	1	—	1	—	ns
tchz ⁽¹⁾	Chip Select to Tag and Status Bits in High-Z	1	5	1	6	1	6	1	7	ns
toet	Output Enable to Tag Bits Valid	—	5	—	6	—	6	—	7	ns
totlz ⁽¹⁾	Output Enable to Tag Bits in Low-Z	0	—	0	—	0	—	0	—	ns
tothz ⁽¹⁾	Output Enable to Tag Bits in High-Z	1	5	1	6	1	6	1	7	ns
ttoh	Tag Bit Hold from Address Change	2	—	2	—	2	—	2	—	ns
toes	Output Enable to Status Bits Valid	—	5	—	6	—	6	—	7	ns
toslz ⁽¹⁾	Output Enable to Status Bits in Low-Z	0	—	0	—	0	—	0	—	ns
toshz ⁽¹⁾	Output Enable to Status Bits in High-Z	1	5	1	6	1	6	1	7	ns
taas	Address Access Time Status Bits	—	8	—	9	—	10	—	12	ns
tacss	Chip Select Access Time Status Bits	—	6	—	7	—	8	—	10	ns
tsoh	Status Bit Hold from Address Change	2	—	2	—	2	—	2	—	ns

3067 tbl 11

NOTE:

- This parameter is guaranteed with the AC Load (Figure 3) by device characterization, but is not production tested.

AC Electrical Characteristics⁽¹⁾

(V_{CC} = 5.0V ± 5%, V_{CCQ} = 5.0V ± 5% or 3.3V ± 0.3V, TA = 0 to 70°C)

Symbol	Parameter	IDT71216S8		IDT71216S9		IDT71216S10		IDT71216S12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
RESET AND POWER DOWN CYCLES										
t _{SR}	RESET Set-up Time	4	—	4	—	4	—	4	—	ns
t _{HR}	RESET Hold Time	1	—	1	—	1	—	1	—	ns
t _{SRST}	Status Bit Reset Time	—	50	—	60	—	60	—	70	ns
t _{SHRS}	Status Bit Hold from RESET LOW	2	—	2	—	2	—	2	—	ns
t _{RSMI}	RESET LOW to MATCH and T _A Invalid	—	9	—	10	—	10	—	12	ns
t _{RSMV}	RESET HIGH to MATCH and T _A Valid	—	110	—	120	—	120	—	130	ns
t _{RSHZ} ⁽²⁾	RESET LOW to TAG High-Z	—	9	—	10	—	10	—	12	ns
t _{RSLZ} ⁽²⁾	RESET HIGH to TAG Low-Z	—	90	—	100	—	100	—	110	ns
t _{PDSR}	PWRDN Set-up to RESET LOW	30	—	30	—	30	—	30	—	ns
t _{RHPL}	RESET HIGH to PWRDN LOW	1	—	1	—	1	—	1	—	CLK
t _{RHWL}	RESET HIGH to WET and WES LOW	90	—	95	—	95	—	105	—	ns
t _{PD} ⁽²⁾	PWRDN LOW to Low Power Mode	—	50	—	50	—	50	—	50	ns
t _{PU} ⁽²⁾	PWRDN HIGH to Active Power Mode	0	—	0	—	0	—	0	—	ns
t _{PDHZ} ⁽²⁾	PWRDN LOW to Outputs in High-Z	—	9	—	10	—	10	—	12	ns
t _{PDLZ} ⁽²⁾	PWRDN HIGH to Outputs in Low-Z	0	—	0	—	0	—	0	—	ns
t _{PUV}	PWRDN HIGH to Outputs Valid	—	50	—	50	—	50	—	50	ns
t _{WHPL} ⁽²⁾	WET and WES HIGH to PWRDN LOW	5	—	5	—	5	—	5	—	ns
t _{PUWL}	PWRDN HIGH to WET and WES Active	50	—	50	—	50	—	50	—	ns

3067 tbl 12

NOTES:

1. Power-down mode is intended to be used during extended time periods of device inactivity.
2. This parameter is guaranteed with the AC Load (Figure 3) by device characterization, but is not production tested.

AC Electrical Characteristics⁽¹⁾

(V_{CC} = 5.0V ± 5%, V_{CCQ} = 5.0V ± 5% or 3.3V ± 0.3V, TA = 0 to 70°C)

Symbol	Parameter	IDT71216S8		IDT71216S9		IDT71216S10		IDT71216S12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE AND CLOCK PARAMETERS										
t _{CYC}	Clock Cycle Time	15	—	15	—	15	—	16.6	—	ns
t _{CH} ^(2,3)	Clock Pulse HIGH	4.5	—	4.5	—	4.5	—	5	—	ns
t _{CL} ^(2,3)	Clock Pulse LOW	4.5	—	4.5	—	4.5	—	5	—	ns
t _S	W _E T, W _E S, Chip Select, and Input Data Set-up Time	3	—	3	—	3	—	3	—	ns
t _H	W _E T, W _E S, Chip Select, and Input Data Hold Time	1	—	1	—	1	—	1	—	ns
t _{SA}	Address Set-up Time	3	—	3	—	3	—	3	—	ns
t _{HA}	Address Hold Time	1	—	1	—	1	—	1	—	ns
t _{WMI}	CLK HIGH Write to MATCH and T _A Invalid	—	6	—	7	—	7	—	8	ns
t _{CKLZ} ⁽³⁾	CLK HIGH Read to Outputs in Low-Z	1.5	—	1.5	—	1.5	—	1.5	—	ns
t _{CTV} ⁽⁴⁾	CLK HIGH Read to Tag Bits Valid	—	9	—	10	—	10	—	12	ns
t _{CSV} ⁽⁴⁾	CLK HIGH Write to Status Outputs Valid	—	8	—	9	—	9	—	10	ns
t _{CSH} ⁽³⁾	Status Output Hold from CLK HIGH Write	0	—	0	—	0	—	0	—	ns
t _{WHP} L	W _E T and W _E S HIGH to PWRDN LOW	5	—	5	—	5	—	5	—	ns
t _{PWU} L	PWRDN HIGH to W _E T and W _E S Active	50	—	50	—	50	—	50	—	ns

3067 tbl 14

NOTES:

1. All Write cycles are synchronous and referenced from rising CLK.
2. This parameter is measured as a HIGH time above 2.0V and a LOW time below 0.8V.
3. This parameter is guaranteed with the AC Load (Figure 3) by device characterization, but is not production tested.
4. Addresses are stable prior to CLK transition HIGH.

AC Electrical Characteristics

($V_{CC} = 5.0V \pm 5\%$, $V_{CCQ} = 5.0V \pm 5\%$ or $3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Symbol	Parameter	IDT71216S8		IDT71216S9		IDT71216S10		IDT71216S12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
MATCH AND $\overline{T_A}$ CYCLES										
tADM	Address to MATCH Valid	—	8	—	9	—	10	—	12	ns
tDAM	Data Input to MATCH Valid	—	8	—	9	—	10	—	12	ns
tCSM	Chip Select to MATCH Valid	—	8	—	9	—	10	—	12	ns
tCMLZ ⁽¹⁾	Chip Select to MATCH in Low-Z	1	—	1	—	1	—	1	—	ns
tCMHZ ⁽¹⁾	Chip Select to MATCH in High-Z	1	5	1	6	1	6	1	7	ns
tMHA	MATCH Valid Hold from Address	2	—	2	—	2	—	2	—	ns
tMHD	MATCH Valid Hold from Data	2	—	2	—	2	—	2	—	ns
tBHA	$\overline{T_A}$ Valid Hold from Address	2	—	2	—	2	—	2	—	ns
tBHD	$\overline{T_A}$ Valid Hold from Data	2	—	2	—	2	—	2	—	ns
tADB	Address to $\overline{T_A}$ Valid	—	9	—	10	—	11	—	13	ns
tDAB	Data Input to $\overline{T_A}$ Valid	—	9	—	10	—	11	—	13	ns
tCSB	Chip Select LOW to $\overline{T_A}$ Valid	—	9	—	10	—	11	—	13	ns
toEBV	\overline{TAOE} LOW to $\overline{T_A}$ Valid	—	6	—	6	—	7	—	8	ns
toBLZ ⁽¹⁾	\overline{TAOE} LOW to $\overline{T_A}$ in Low-Z	0	—	0	—	0	—	0	—	ns
tOBHZ ⁽¹⁾	\overline{TAOE} HIGH to $\overline{T_A}$ in High-Z	1	5	1	6	1	6	1	7	ns
tBYFH	TAH HIGH to Force $\overline{T_A}$ HIGH	—	5	—	5	—	5	—	6	ns
tBYHV	TAH LOW to $\overline{T_A}$ Valid	—	5	—	5	—	5	—	6	ns
tSB	\overline{TAIN} Set-up Time	4	—	4	—	4	—	4	—	ns
tHB	\overline{TAIN} Hold Time	1.5	—	1.5	—	1.5	—	1.5	—	ns
tBIBL	CLK HIGH \overline{TAIN} LOW to $\overline{T_A}$ LOW	—	6	—	6	—	7	—	8	ns
tBIBV	CLK HIGH \overline{TAIN} HIGH to $\overline{T_A}$ Valid	—	6	—	6	—	7	—	8	ns
toEMI	\overline{OET} LOW to MATCH and $\overline{T_A}$ Invalid	—	6	—	7	—	7	—	8	ns
toEMV	\overline{OET} HIGH to MATCH and $\overline{T_A}$ Valid	—	7	—	8	—	8	—	10	ns
tWRBH ⁽²⁾	W/R HIGH to $\overline{T_A}$ HIGH	—	6	—	7	—	7	—	8	ns
tWRBV ⁽²⁾	W/R LOW to $\overline{T_A}$ Valid	—	6	—	7	—	7	—	8	ns
tWMI	CLK HIGH Write to MATCH and $\overline{T_A}$ Invalid	—	7	—	7	—	7	—	8	ns
tWMV ⁽³⁾	CLK HIGH Read to MATCH and $\overline{T_A}$ Valid	—	8	—	9	—	10	—	12	ns

3067 tbl 15

NOTES:


1. This parameter is guaranteed with the AC Load (Figure 3) by device characterization, but is not production tested.
2. These parameters only apply when SFUNC is LOW and the internal WT bit is HIGH.
3. tADM, tDAM, tCSM and tADB, tDAB, tCSB must also be satisfied.

AC Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 1, 2, 3, & 4

3067 tbl 16

AC Test Loads



3067 drw 03




3067 drw 04

* Including scope and jig capacitance

Figure 1. AC Test Load

Figure 2. Tag I/O AC Test Load



* Including scope and jig capacitance

Figure 3. AC Test Load
(for t_{HZ} and t_{LZ} parameters)





Figure 4. Lumped Capacitance Load, Typical Derating


Timing Waveforms of Write and Read Cycles



NOTE:


1. Transition is measured $\pm 200\text{mV}$ from steady state.

Timing Waveforms of Match and TA Functions



NOTE:
1. Transition is measured $\pm 200\text{mV}$ from steady state.

Timing Waveforms of **RESET** Function




3067 drw 09

NOTE:

1. Transition is measured $\pm 200\text{mV}$ from steady state.


Clock Timing Waveform



3067 drw 10


Timing Waveforms of **TA** and **TT1** Signals

Applies when SFUNC is LOW, and the internal WT bit is HIGH



3067 drw 11


Timing Waveforms of OES Function



NOTE:

1. Transition is measured $\pm 200\text{mV}$ from steady state.

Timing Waveforms of POWER DOWN Function



NOTE:

1. Transition is measured $\pm 200\text{mV}$ from steady state.

Ordering Information

IDT	71216	S	XX	PF	
Device Type		Power	Speed	Package	
				PF	Plastic Thin Quad Flatpack (PN80-1)
				8	
				9	
				10	
				12	Speed in nanoseconds

3067 drw 14

Datasheet Document History

10/19/99	Updated to new format
Pg. 16	Added Datasheet Document History



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
sramhelp@idt.com
800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.