

# CMOS Static RAM 256K (64K x 4-Bit)

#### IDT61298SA

#### **Features**

- 64K x 4 high-speed static RAM
- ◆ Fast Output Enable (OE) pin available for added system flexibility
- High speed (equal access and cycle times)
  - Commercial: 12/15 ns (max.)
- JEDEC standard pinout
- 300 mil 28-pin SOJ
- Produced with advanced CMOS technology
- Bidirectional data inputs and outputs
- Inputs/Outputs TTL-compatible
- Three-state outputs
- Military product compliant to MIL-STD-883, Class B

#### **Description**

The IDT61298SA is a 262,144-bit high-speed static RAM organized as 64K x 4. It is fabricated using IDT's high-performance, high-reliability

CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective approach for memory intensive applications.


The IDT61298SA features two memory control functions: Chip Select  $(\overline{CS})$  and Output Enable  $(\overline{OE})$ . These two functions greatly enhance the IDT61298SA's overall flexibility in high-speed memory applications.

Access times as fast as 12ns are available. The IDT61298SA offers a reduced power standby mode, ISB1, which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability.

All inputs and outputs are TTL-compatible and the device operates from a single 5V supply. Fully static asynchronous circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT61298SA is packaged in a 300 mil, 28-pin SOJ, providing improved board-level packing densities.

#### **Functional Block Diagram**




**FEBRUARY 2001** 

©2000 Integrated Device Technology, Inc.

DSC-2971/08

#### **Pin Configuration**



SOJ Top View

**Pin Descriptions** 

Name	Description
A0 - A14	Addresses
I/Oo - I/O7	Data Input/Output
<del>c</del> s	Chip Select
WE	Write Enable
ŌĒ	Output Enable
GND	Ground
Vcc	Power

2971 tbl 01

### Truth Table<sup>(1,2)</sup>

CS	ŌĒ	WE	I/O	Function
L	L	Н	<b>DATA</b> out	Read Data
L	Х	L	DATAIN	Write Data
L	Н	Н	High-Z	Outputs Disabled
Н	Х	Χ	High-Z	Deselected - Standby (IsB)
VHC <sup>(3)</sup>	Χ	Χ	High-Z	Deselected - Standby (ISB1)

2971 tbl 02

#### NOTES:

- 1.  $H = V_{IH}$ ,  $L = V_{IL}$ , x = Don't care.
- 2. VLC = 0.2V, VHC = VCC 0.2V.
- 3. Other inputs  $\geq V_{HC}$  or  $\leq V_{LC}$ .

### **Absolute Maximum Ratings**(1)

		<u> </u>						
Symbol	Rating	Com'l.	Unit					
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V					
Та	Operating Temperature	0 to +70	°C					
TBIAS	Temperature Under Bias	-55 to +125	°C					
Tstg	Storage Temperature	-55 to +125	°C					
Рт	Power Dissipation	1.0	W					
ЮИТ	DC Output Current	50	mA					

#### NOTES:

2971 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
  may cause permanent damage to the device. This is a stress rating only and
  functional operation of the device at these or any other conditions above those
  indicated in the operational sections of this specification is not implied. Exposure
  to absolute maximum rating conditions for extended periods may affect
  reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

# Capacitance

#### (TA = +25°C, f = 1.0MHz, SOJ Package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
Соит	Output Capacitance	Vout = 3dV	7	pF

2971 tbl 04

#### NOTE

 This parameter is determined by device characterization, but is not production tested.

2971 tbl 06

2971 tbl 07

# Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5V ± 10%

2971 tbl 05

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2	_	Vcc + 0.5V	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

NOTE:

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

#### **DC Electrical Characteristics**(1)

 $(Vcc = 5V \pm 10\%, VLc = 0.2V, VHc = Vcc - 0.2V)$ 

		61298SA12	61298SA15	
Symbol	Parameter	Com'l.	Com'l.	Unit
ICC	Dynamic Operating Current $\overline{CS} \le VIL$ , Outputs Open, $V_{CC} = Max.$ , $f = f_{MAX}^{(2)}$	160	140	mA
ISB	Standby Power Supply Current (TTL Level) $\overline{\text{CS}} \geq \text{V}_{\text{H}}, \text{Vcc} = \text{Max.}, \text{Outputs Open, f} = \text{fmax}^{2}$	50	45	mA
ISB1	Full Standby Power Supply Current (CMOS Level) $\overline{\text{CS}} \geq \text{V}_{\text{HC}}, \text{V}_{\text{CC}} = \text{Max.}, \text{f} = 0^{(2)}, \text{V}_{\text{N}} \leq \text{V}_{\text{LC}} \text{ or V}_{\text{N}} \geq \text{V}_{\text{HC}}$	20	20	mA

#### NOTES:

- 1. All values are maximum guaranteed values.
- 2. fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

#### **AC Test Conditions**

AO Test Odilaltions	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2971 tbl 08




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, twhz)

\*Includes scope and jig capacitances

## **DC Electrical Characteristics**

 $(Vcc = 5.0V \pm 10\%)$ 

			IDT61298SA			
Symbol	Parameter	Test Conditions	Min.	Тур.	Мах.	Unit
Iu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc			5	μA
ILO	Output Leakage Current	$V_{CC} = Max., \overline{CS} = V_H, V_{OUT} = GND to V_{CC}$	_	_	5	μA
Vol	Output Low Voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min. I <sub>OL</sub> = 10mA, V <sub>CC</sub> = Min.			0.4 0.5	V
Voh	Output High Voltage	lон = -4mA, Vcc = Min.	2.4	_	_	V

2971 tbl 09

**AC Electrical Characteristics** (Vcc = 5.0V ± 10%)


		61298SA12		61298SA15		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cy	rcle					
trc	Read Cycle Time	12	_	15		ns
taa	Address Access Time	_	12	_	15	ns
tacs	Chip Select Access Time	_	12	_	15	ns
talz(1)	Chip Select to Output in Low-Z	4	_	4	_	ns
tcHz <sup>(1)</sup>	Chip Deselect to Output in High-Z	_	6		7	ns
toe	Output Enable to Output Valid	_	6	_	7	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low-Z	0	_	0	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	_	6	_	6	ns
tон	Output Hold from Address Change	3		3		ns
tpu <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0		ns
t <sub>PD</sub> <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	12	_	15	ns
Write Cy	rcle					
twc	Write Cycle Time	12	_	15		ns
tcw	Chip Select to End-of-Write	9		10		ns
taw	Address Valid to End-of-Write	9	_	10		ns
tas	Address Set-up Time	0	_	0	_	ns
twp	Write Pulse Width	9	_	10	_	ns
twr	Write Recovery Time	0	_	0	_	ns
tow	Data Valid to End-of-Write	6	_	7	_	ns
tон	Data Hold Time	0		0		ns
twhz <sup>(1)</sup>	Write Enable to Output in High-Z	_	6		6	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	4	_	4	_	ns

NOTE:


2971 tbl 10

<sup>1.</sup> This parameter is guaranteed with AC test load (Figure 2) by device characterization, but is not production tested.


# Timing Waveform of Read Cycle No. 1<sup>(1)</sup>



### Timing Waveform of Read Cycle No. 2<sup>(1,2,4)</sup>




# Timing Waveform of Read Cycle No. 3<sup>(1,3,4)</sup>




#### NOTES:

- 1. WE is HIGH for Read cycle.
- 2. Device is continuously selected,  $\overline{\text{CS}}$  is LOW.
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition LOW.
- 4.  $\overline{\mathsf{OE}}$  is LOW.
- 5. Transition is measured ±200mV from steady state.

# Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)




# Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,4)



#### NOTES:

- 1. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$  and a LOW  $\overline{\text{WE}}$ .
- 2.  $\overline{OE}$  is continuously HIGH. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the spectified twp.
- 3. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 4. If the  $\overline{\text{CS}}$  LOW transition occurs simultaneously with or after the  $\overline{\text{WE}}$  LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured  $\pm 200 mV$  from steady state.

## **Ordering Information**



### **Datasheet Document History**

11/22/99: Updated to new format

> Removed Note No. 1 Write Cycle No. 1 diagram, renumbered notes and footnotes Pg. 6

Pg. 7 Added Datasheet Document History

Not recommended for new designs 08/09/00

02/01/01 Removed "Not recommended for new designs"



**CORPORATE HEADQUARTERS** 

2975 Stender Way Santa Clara, CA 95054

for SALES: 800-345-7015 or 408-727-6116 fax:408-492-8674 www.idt.com

for Tech Support: sramhelp@idt.com 800 544-7726, x4033