

FEATURES:

- Bus switches provide zero delay paths
- Extended commercial range of -40°C to +85°C
- Low switch on-resistance: FST3xxx 5Ω
- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Available in QSOP, SOIC, and TSSOP Packages


DESCRIPTION:

The FST3125 belong to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no Vcc applied, the device has hot insertion capability.


The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.


The FST3125 is a 4-bit TTL-compatible bus switch. The $x\overline{OE}$ pins provide individual enable control for each of the four bits.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION





COMMERCIAL TEMPERATURE RANGE

AUGUST 1999

Description

Bus Switch Enable (Active LOW)

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating Commercial		Unit
V _{TERM} (2)	Terminal Voltage with Respect to GND	-0.5 to +7	V
Tstg	Storage Temperature	-65 to +150	°C
lout	Maximum Continuous Channel Current	128	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc, Control, and Switch terminals.

PIN DESCRIPTION

Pin Names

1A-4A

1Y-4Y

NC

10E, 40E

I/O

I/O

I/O

1

FUNCTION TABLE					
ŌĒ	Υ	Description			
Н	Hi-Z	Disconnect			
	Α	Connect			

Bus A

Bus B

No Connect

CAPACITANCE (1)

Symbol	Parameter	Conditions ⁽²⁾	Тур.	Unit
CIN	Control Input Capacitance		4	pF
Cı/o	Switch Input/Output	Switch Off		pF
	Capacitance			

NOTES:

- 1. Capacitance is characteriszed but not tested.
- 2. TA = 25°C, f = 1MHz, VIN = 0V, VOUT = 0V

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Commercial: Ta = -40°C to +85°C, Vcc = 5.0V ± 5%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Тур. ⁽²⁾	Max.	Unit
VIH	Input HIGH Voltage	Guaranteed Logic HI	Guaranteed Logic HIGH for Control Inputs		_	_	٧
VIL	Input LOW Voltage	Guaranteed Logic LC	Guaranteed Logic LOW for Control Inputs		_	0.8	٧
Іін	Input HIGH Current	Vcc = Max.	VI = VCC	_	_	±1	μA
lıL	Input LOW Voltage		VI = GND	_	_	±1	
lozн	High Impedance Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μA
lozl	(3-State Output pins)		Vo = GND	_	_	±1	
los	Short Circuit Current	Vcc = Max., Vo = G	$V_{CC} = Max., V_O = GND^{(3)}$		300	_	mA
Vik	Clamp Diode Voltage	Vcc = Min., I⋈ = −18	Vcc = Min., lin = -18mA		-0.7	-1.2	V
Ron	Switch On Resistance ⁽⁴⁾	VCC = Min. VIN = 0.0	Vcc = Min. VIN = 0.0V		5	7	Ω
		Ion = 30mA	ION = 30mA				
		Vcc = Min. Vin = 2.4	Vcc = Min. VIN = 2.4V		10	15	Ω
		ION = 15mA					
loff	Input/Output Power Off Leakage	Vcc = 0V, Vin or Vo	VCC = 0V, VIN or VO = 4.5V		_	±1	μA
Icc	Quiescent Power Supply Current	Vcc = Max., Vin = Gl	Vcc = Max., Vin = GND or Vcc		0.1	3	μA

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. Measured by voltage drop between ports at indicated current through the switch.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = 3.4V^{(3)}$	-	0.5	1.5	mA	
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open Enable Pin Toggling 50% Duty Cycle	VIN = VCC VIN = GND	_	30	40	μΑ/ MHz/ Switch
Ic	Total Power Supply Current ⁽⁵⁾	Vcc = Max. Outputs Open Enable Pin Toggling	VIN = VCC VIN = GND	_	1.2	1.6	mA
		(4 Switches Toggling) fi = 10MHz 50% Duty Cycle	VIN = 3.4 VIN = GND	_	1.5	2.4	

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fiN)$

Icc = Quiescent Current

 Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fi = Input Frequency

N = Number of Switches Toggling at fi

All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40° C to $+85^{\circ}$ C, Vcc = 5.0V $\pm 5\%$

Symbol	Description	Condition ⁽¹⁾	Min. ⁽²⁾	Тур.	Max.	Unit
tPLH tPHL	Data Propagation Delay A to Y, Y to A ^(3,4)	$CL = 50pF$ $RL = 500\Omega$	_	_	0.25	ns
tpzh tpzl	Switch Turn on Delay OE to A, Y		1.5	_	6.5	ns
tphz tplz	Switch Turn off Delay OE to A, Y ⁽³⁾		1.5	_	5.5	ns
Qci	Charge Injection ^(5,6)		_	1.5	_	рC

NOTES:

- 1. See test circuit and waveforms.
- 2. Minimum limits guaranteed but not tested.
- 3. This parameter is guaranteed by design but not tested.
- 4. The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 2.5ns for 50pF load. Since this time is constant and much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay on the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
- 5. Measured at switch turn off, load = 50 pF in parallel with 10M Ω scope probe, VIN = 0.0 volts.
- 6. Characterized parameter. Not 100% tested.


Switch

Closed

Open

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS




DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

 $R\tau$ = Termination resistance: should be equal to $Zou\tau$ of the Pulse Generator.

SET-UP, HOLD, AND RELEASE TIMES



PULSE WIDTH

SWITCH POSITION


Test

Open Drain


Disable Low

Enable Low


All Other Tests



PROPAGATION DELAY




ENABLE AND DISABLE TIMES



NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns

ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*