20-BIT, TWO PORT BUS SWITCH WITH RESISTOR

IDT74FST1632861

FEATURES:

- Bus switches provide zero delay paths
- Extended commercial range of –40°C to +85°C
- Low switch on-resistance: 28Ω
- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Available in SSOP, TSSOP, and TVSOP Packages
- Hot insertion capability
- Very low power dissipation

DESCRIPTION:

The FST1632861 belongs to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. They generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased, the device conducts and the resistance between input and output ports is small. With-out adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no V_{CC} applied, the device has hot insertion capability.

The FST1632861 bus switch has a built-in 28Ω series resistor to reduce noise which can result from reflections. This 28Ω built-in series resistor eliminates the need for an external terminating resistor.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



SSOP/ TSSOP/ TVSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Max.	Unit
V_{TERM}(2)	Terminal Voltage with Respect to GND	–0.5 to +7	V
T_{STG}	Storage Temperature	–65 to +150	°C
I_{OUT}	Maximum Continuous Channel Current	128	mA

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc, Control, and Switch terminals.

CAPACITANCE (1)

Symbol	Parameter	Conditions(2)	Typ.	Unit
C_{IN}	Control Input Capacitance		6	pF
$C_{I/O}$	Switch Input/Output Capacitance	Switch Off	12	pF

NOTES:
1. Capacitance is characterized but not tested.
2. T_A = 25°C, f = 1MHz, V_{IN} = 0V, V_{OUT} = 0V

PIN DESCRIPTION

Pin Names	Description
x$\overline{OE}$	Output Enable Inputs (Active LOW)
Ax	A Port Bits
Bx	B Port Bits

FUNCTION TABLE (1)

Inputs	
x$\overline{OE}$	Outputs
L	Connect A to B
H	Disconnect A from B

NOTE:
1. H = HIGH Voltage level
   L= LOW Voltage Level

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Operating Conditions: T_A = -40°C to +85°C, V_{CC} = 5.0V ±10%

Symbol	Parameter	Test Conditions		Min.	Typ.[1]	Max.	Unit
V_{IH}	Control Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs		2	—	—	V
V_{IL}	Control Input LOW Voltage	Guaranteed Logic LOW for Control Inputs		—	—	0.8	V
I_{IH}	Control Input HIGH Current	V_{CC} = Max.	$V_I = V_{CC}$	—	—	±1	µA
I_{IL}	Control Input LOW Voltage		V_I = GND	—	—	±1	
I_{OZH}	Current during	V_{CC} = Max., V_O = 0 to 5V		—	—	±1	µA
I_{OZL}	Bus Switch DISCONNECT			—	—	±1	
V_{IK}	Clamp Diode Voltage	V_{CC} = Min., I_{IN} = –18mA		—	–0.7	–1.2	V
I_{OFF}							

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V_{CC} = Max. V_{IN} = 3.4V[3]		—	0.5	1.5	mA
I_{CCD}	Dynamic Power Supply Current[4,5]	V_{CC} = Max. Outputs Open Enable Pin Toggling 50% Duty Cycle	V_{IN} = V_{CC} V_{IN} = GND	—	30	400	µA/ MHz/ Enable
I_C	Total Power Supply Current[6]	V_{CC} = Max. Outputs Open 2 Enable Pins Toggling fi = 10MHz 50% Duty Cycle	V_{IN} = V_{CC} V_{IN} = GND	—	0.6	8	mA
			V_{IN} = 3.4 V_{IN} = GND	—	0.7	9.5	

NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. T_A = –40°C to +85°C
2. Typical values are at V_{CC} = 5.0V, +25°C ambient.
3. Per TTL driven input (V_{IN} = 3.4V). All other inputs at V_{CC} or GND. Switch inputs do not contribute to ΔI_{CC}.
4. This parameter represents the current required to switch the internal capacitance of the control inputs at the specified frequency. Switch inputs generate no significant power supply currents as they transition. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. C_{PD} = I_{CCD}/V_{CC}
   C_{PD} = Power Dissipation Capacitance
6. I_C = $I_{QUIESCENT}$ + I_{INPUTS} + $I_{DYNAMIC}$
   I_C = I_{CC} + ΔI_{CC} $D_H N_T$ + I_{CCD} ($f_i N$)
   I_{CC} = Quiescent Current
   ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
   D_H = Duty Cycle for TTL Inputs High
   N_T = Number of TTL Inputs at D_H
   I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
   f_i = Control Input Frequency
   N = Number of Control Inputs Toggling at f_i

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: T_A = -40°C to +85°C, V_{CC} = 5.0V ± 10%

		Vcc = 5V ± 10%			Vcc = 4V	
Symbol	Description[1]	Min.	Typ.	Max.	Max.	Unit
t_{PLH} t_{PHL}	Data Propagation Delay A to B, Y to B[2]	—	—	0.25	0.25	ns
t_{PZH} t_{PZL}	Switch CONNECT Delay x$\overline{OE}$ to A or B	1.5	—	6.5	7	ns
t_{PHZ} t_{PLZ}	Switch DISCONNECT Delay x$\overline{OE}$ to A or B	1.5	—	7	7	ns
$\|Q_{CI}\|$	Charge Injection During Switch DISCONNECT, x$\overline{OE}$ to A or B[3]	—	1.5	—	—	pC

NOTES:
1. See test circuits and waveforms.
2. The bus switch contributes no Propagation Delay other than the RC Delay of the load interacting with the RC of the switch.
3. $|Q_{CI}|$ is the charge injection for a single switch DISCONNECT and applies to either single switches or multiplexers. $|Q_{DCI}|$ is the charge injection for a multiplexer as the multiplexed port switches from one path to another. Charge injection is reduced because the injection from the DISCONNECT of the first path is compensated by the CONNECT of the second path.

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

FCT LINK

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

CHARGE INJECTION



NOTES:

1. Select is used with multiplexers for measuring I_{QDCI} during multiplexer select. During all other tests Enable is used.
2. Used with multiplexers to measure I_{QDCI} only.
3. Charge Injection = $\Delta V_{OUT} C_L$, with Enable toggling for I_{QCI} or Select toggling for I_{QDCI}. ΔV_{OUT} is the change in V_{OUT} and is measured with a 10MΩ probe.

PULSE WIDTH



PROPAGATION DELAY



SET-UP, HOLD, AND RELEASE TIMES



ENABLE AND DISABLE TIMES



NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns

ORDERING INFORMATION



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

**To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.*