



HIGH-SPEED CMOS 8-BIT TRANSCEIVER

IDTQS74FCT2245T/AT/CT


FEATURES:

- CMOS power levels: <7.5mW static
- Undershoot clamp diodes on all inputs
- True TTL input and output compatibility
- Ground bounce controlled outputs
- Reduced output swing of 0 to 3.5V
- Built-in 25Ω series resistor outputs reduce reflection and other system noise
- Std., A, and C speed grades with 4.1ns tPD for C
- $I_{OL} = 12mA$
- Available in SOIC and QSOP packages

DESCRIPTION:

The IDTQS74FCT2245T is an 8-bit non-inverting transceiver that has three-state outputs, ideal for bus-oriented applications. The Transmit/Receive (T/\bar{R}) input determines the direction of data flow, either from A to B or B to A, and the Output Enable (\bar{OE}) input enables the selected port for output. The QS74FCT2245 has a 25Ω resistor output that is useful for driving transmission lines and reducing system noise. The QS74FCT2245 parts can replace the 245 series to reduce noise in an existing design. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression. Outputs will not load an active bus when Vcc is removed from the device.


FUNCTIONAL BLOCK DIAGRAM



INDUSTRIAL TEMPERATURE RANGE

DECEMBER 2000

PIN CONFIGURATION



SOIC/ QSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Symbol	Description	Max.	Unit
VTERM	Terminal Voltage with Respect to GND	- 0.5 to +7	V
TSTG	Storage Temperature	- 65 to +150	°C
I _{OUT}	DC Output Current Max Sink Current/Pin	120	mA
I _{IK}	Input Diode Current, V _{IN} < 0	- 20	mA
I _{OK}	Output Diode Current, V _{OUT} < 0	- 50	mA

FCTL

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4	—	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	—	pF

FCTL_2

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	I/O	Description
A _x	I/O	Data Bus A
B _x	I/O	Data Bus B
T/R	I	Direction
OE	I	Output Enable Input (Active LOW)

FUNCTION TABLE

OE	T/R	A	B	Function
H	X	Z	Z	Disable
L	L	Output	Input	Bus B to Bus A
L	H	Input	Output	Bus A to Bus B

NOTE:

1. H = High Voltage Level
X = Don't Care
L = Low Voltage Level
Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, Vcc = 5.0V ± 5%

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
ΔV _T	Input Hysteresis	V _{TLH} - V _{THL} for all inputs		—	0.2	—	V
I _{IH}	Input HIGH Current	V _{CC} = Max.	0 ≤ V _{IN} < V _{CC}	—	—	±5	μA
I _{IL}	Input LOW Current			—	—	—	μA
I _{OZ}	Off-State Output Current (Hi-Z)	V _{CC} = Max.	0 ≤ V _{IN} ≤ V _{CC}	—	—	±5	μA
I _{OR}	Current Drive	V _{CC} = Max., V _{OUT} = 2.0V ⁽²⁾		50	—	—	mA
V _{IC}	Input Clamp Voltage	V _{CC} = Min., I _{IN} = -18mA, TA = 25°C ⁽²⁾		—	-0.7	-1.2	V
V _{OH}	Output HIGH Voltage	V _{CC} = Min.	I _{OH} = -15mA	2.4	—	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min.	I _{OL} = 12mA	—	—	0.5	V
R _{OUT}	Output Resistance	V _{CC} = Min.	I _{OL} = 12mA	20	28	40	Ω

NOTES:

1. Typical values are at V_{CC} = 5.0V, TA = 25°C.
2. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, V_{CC} = 5.0V ± 5%

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max. freq = 0 0V ≤ V _{IN} ≤ 0.2V or V _{CC} -0.2V ≤ V _{IN} ≤ V _{CC}	—	1.5	mA
ΔI _{CC}	Supply Current per Input TTL Inputs HIGH	V _{CC} = Max. V _{IN} = 3.4V ⁽²⁾ freq = 0	—	2	mA
I _{CCD}	Supply Current per Input per MHz	V _{CC} = Max. Outputs Open and Enabled One Bit Toggling 50% Duty Cycle Other inputs at GND or V _{CC} ^(3,4)	—	0.25	mA/MHz

FCTL

NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per TLL driven input (V_{IN} = 3.4V).
3. For flip-flops, I_{CCD} is measured by switching one of the data input pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance.
4. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
I_C = I_{CC} + ΔI_{CC} D_{HNT} + I_{CCD} (f_{CP}/2 + f_{iNi})
I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in millamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾


Symbol	Parameter ⁽²⁾	74FCT2245T		74FCT2245AT		74FCT2245CT		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{PHL} t _{PLH}	Propagation Delay Ax to/from Bx	1.5	7	1.5	4.6	1.5	4.1	ns
t _{PZH} t _{PZL}	Output Enable Time \overline{OE} , T/R, to A/B	1.5	9.5	1.5	6.2	1.5	5.8	ns
t _{PHZ} t _{PLZ}	Output Disable Time ⁽³⁾ \overline{OE} , T/R, to A/B	1.5	7.5	1.5	5	1.5	4.5	ns

NOTES:

1. CLOAD = 50pF, RLOAD = 500Ω unless otherwise noted.
2. Minimums guaranteed but not tested.
3. This parameter is guaranteed by design but not tested.

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION


Test	Switch
Open Drain	Closed
Disable Low	Closed
Enable Low	Open
All Other Tests	Open

FCTL


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


SET-UP, HOLD, AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES




NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$

ORDERING INFORMATION

IDTQS XX FCT XXXX XX
Temp. Range Device Type Package



CORPORATE HEADQUARTERS

CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:

10% SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

**To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.*