



HIGH-SPEED CMOS 8-BIT BUT INTERFACE REGISTER TRANSCEIVER

IDTQS29FCT2052AT/BT/CT


FEATURES:

- Pin and function compatible to the 29FCT2052 and 29FCT2052/53T
- CMOS power levels: <7.5mW static
- Undershoot clamp diodes on all inputs
- True TTL input and output compatibility
- Ground bounce controlled outputs
- Reduced output swing of 0 to 3.5V
- Built-in 25Ω series resistor outputs reduce reflection and other system noise
- A, B, and C speed grades with 5.8ns tPD for C speed guaranteed with 50pF loads
- Available in SOIC and QSOP packages


DESCRIPTION:

The QS29FCT2052T is an 8-bit, high-speed, CMOS TTL-compatible, registered bus transceiver with 3-state outputs and a 25Ω resistor, useful for driving transmission lines and reducing system noise. The QS29FCT2052 series part can replace the FCT52 series to reduce noise in an existing design. All outputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression. Outputs will not load an active bus when Vcc is removed from the device.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



SOIC/ QSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Symbol	Description	Max.	Unit
V _{TERM}	Terminal Voltage with Respect to GND	– 0.5 to +7	V
T _{STG}	Storage Temperature	– 65 to +150	°C
I _{OUT}	DC Output Current Max Sink Current/Pin	120	mA
I _{IK}	Input Diode Current, V _{IN} < 0	– 20	mA
I _{OK}	Output Diode Current, V _{OUT} < 0	– 50	mA

FCTL

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	8	—	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	—	pF

FCT_1

NOTE:

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Name	I/O	Description
Ax	I/O	A Bus
Bx	I/O	B Bus
CPA	I	Register A Clock Input
CPB	I	Register B Clock Input
$\overline{\text{CEA}}$	I	Register A Clock Enable
$\overline{\text{CEB}}$	I	Register B Clock Enable
$\overline{\text{OEA}}$	I	Output Enable, Reg. B to Bus A
$\overline{\text{OEB}}$	I	Output Enable, Reg. A to Bus B

FUNCTION TABLES ⁽¹⁾

Inputs				Outputs	
CPA	CPB	$\overline{\text{CEA}}$	$\overline{\text{CEB}}$	Ax	Bx
X	X	H	H	Hold	Hold
↑	X	L	H	Load	Hold
X	↑	H	L	Hold	Load
X	↑	L	L	X	Load
↑	X	L	L	Load	X

Inputs						Outputs	
CPA	CPB	$\overline{\text{CEA}}$	$\overline{\text{CEB}}$	$\overline{\text{OEA}}$	$\overline{\text{OEB}}$	Ax	Bx
X	X	X	X	H	L	Z	Reg. A
X	X	X	X	L	H	Reg. B	Z
X	X	X	X	H	H	Z	Z
X	X	X	X	L	L	Reg. B	Reg. A

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedence
↑ = LOW-to-HIGH Transition

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
V_{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	—	V
V_{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
ΔV_T	Input Hysteresis	$V_{TLH} - V_{THL}$ for all inputs		—	0.2	—	V
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max.}$	$0 \leq V_{IN} < V_{CC}$	—	—	± 5	μA
I_{IL}	Input LOW Current						
I_{OZ}	Off-State Output Current (Hi-Z)	$V_{CC} = \text{Max.}$	$0 \leq V_{IN} \leq V_{CC}$	—	—	± 5	μA
I_{OR}	Current Drive	$V_{CC} = \text{Max.}, V_{OUT} = 2.0\text{V}^{(2)}$		50	—	—	mA
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}, T_A = 25^{\circ}\text{C}^{(2)}$		—	-0.7	-1.2	V
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$	$I_{OH} = -15\text{mA}$	2.4	—	—	V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}$	$I_{OL} = 12\text{mA}$	—	—	0.5	V
R_{OUT}	Output Resistance	$V_{CC} = \text{Min.}$	$I_{OL} = 12\text{mA}$	20	28	40	Ω

NOTES:

- Typical values are at $V_{CC} = 5.0\text{V}$, $T_A = 25^{\circ}\text{C}$.
- This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Max.	Unit
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $\text{freq} = 0$ $0\text{V} \leq V_{IN} \leq 0.2\text{V}$ or $V_{CC} - 0.2\text{V} \leq V_{IN} \leq V_{CC}$	—	1.5	mA
ΔI_{CC}	Supply Current per Input TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4\text{V}^{(2)}$ $\text{freq} = 0$	—	2	mA
I_{CCD}	Supply Current per Input per MHz	$V_{CC} = \text{Max.}$ Outputs Open and Enabled One Bit Toggling 50% Duty Cycle Other inputs at GND or $V_{CC}^{(3,4)}$	—	0.25	mA/MHz

FCTL

NOTES:

- For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
- Per TTL driven input ($V_{IN} = 3.4\text{V}$).
- For flip-flops, I_{CCD} is measured by switching one of the data input pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4\text{V}$)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i
 All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾


Symbol	Parameter	29FCT2052AT		29FCT2052BT		29FCT2052CT		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{PHL} t _{PLH}	Propagation Delay ⁽²⁾ CP to Ax, Bx	2	10	2	6.5	2	5.8	ns
t _{PZH} t _{PZL}	Output Enable Time ⁽²⁾ $\overline{OE}$ to Ax, Bx	1.5	10.5	1.5	7	1.5	7	ns
t _{PHZ} t _{PLZ}	Output Disable Time ^(2,3) $\overline{OE}$ to Ax, Bx	2	10	2	5.5	1.5	5.5	ns
t _s	Data Setup Time Ax, Bx, to CP	2	—	2	—	2	—	ns
t _h	Data Hold Time Ax, Bx, to CP	2	—	1.5	—	1.5	—	ns
t _{sCE}	Clock Enable Setup Time, $\overline{CE}$ to CP	2	—	2	—	2	—	ns
t _{hCE}	Clock Enable Hold Time, $\overline{CE}$ to CP	2	—	2	—	2	—	ns
t _w	Clock Pulse Width, HIGH or LOW ⁽³⁾	3	—	3	—	3	—	ns

NOTES:


1. C_{LOAD} = 50pF, R_{LOAD} = 500Ω unless otherwise noted.
2. Minimums guaranteed but not tested.
3. This parameter is guaranteed by design but not tested.

TEST CIRCUITS AND WAVEFORMS


TEST CIRCUITS FOR ALL OUTPUTS



SET-UP, HOLD, AND RELEASE TIMES



PROPAGATION DELAY



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


FCTL

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

PULSE WIDTH



ENABLE AND DISABLE TIMES



NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $Z_o \leq 50\Omega$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.

ORDERING INFORMATION

IDTQS	XX	FCT	XXXX	XX	
	Temp. Range		Device Type	Package	
				SO	Small Outline IC (gull wing) (SO24-2)
				Q	Quarter Size Small Outline Package (SO24-8)
			2052AT		High-Speed CMOS 8-Bit Bus Interface Register Transceiver
			2052BT		
			2052CT		
				29	−40°C to +85°C



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.