

3.3V CMOS 18-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

IDT74LVCR16501A

FEATURES:

- Typical tsk(0) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- Vcc = 3.3V ±0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVCR16501A:

- Balanced Output Drivers: ±12mA
- Low switching noise

APPLICATIONS:


- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

DESCRIPTION:

The LVCR16501A 18-bit registered transceiver is built using advanced dual metal CMOS technology. This high-speed, low power, 18-bit registered bus transceiver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar but requires using OEBA, LEBA and CLKBA. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The LVCR16501A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been developed to drive ± 12 mA at the designated thresholds.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system




TO 17 OTHER CHANNELS

EXTENDED COMMERCIAL TEMPERATURE RANGE

OCTOBER 1999

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION



TOP VIEW

PIN DESCRIPTION

Pin Names	Description
OEAB	A-to-B Output Enable Input
OEBA	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
Ах	A-to-B Data Inputs or B-to-A 3-State Outputs
Вх	B-to-A Data Inputs or A-to-B 3-State Outputs

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM	Terminal Voltage with Respect to GND	– 0.5 to +6.5	V
Tstg	Storage Temperature	– 65 to +150	°C
Ιουτ	DC Output Current	– 50 to +50	mA
Ік	Continuous Clamp Current,	- 50	mA
Іок	VI < 0 or Vo < 0		
Icc	Continuous Current through	±100	mA
lss	each Vcc or GND		LVC Link

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 0V$	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	6.5	8	pF
Ci/o	I/O Port Capacitance	VIN = 0V	6.5	8	pF

NOTE:

1. As applicable to the device type.

FUNCTION TABLE (1, 2)

	Inp		Outputs	
OEAB	LEAB	CLKAB	Ах	Вх
L	Х	Х	Х	Z
Н	Н	Х	L	L
Н	Н	Х	Н	Н
Н	L	↑	L	L
Н	L	Ŷ	Н	Н
Н	L	L	Х	B ⁽³⁾
Н	L	Н	Х	B ⁽⁴⁾

NOTES:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High Impedance
 - \uparrow = LOW-to-HIGH Transition
- 2. A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.
- 3. Output level before the indicated steady-state input conditions were established.
- Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Condition: TA = -40° C to $+85^{\circ}$ C

Symbol	Parameter		Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V		2	_	_	
Vil	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
lih lil	Input Leakage Current	VCC = 3.6V	VI = 0 to 5.5V	_	—	±5	μA
Іогн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μA
Iozl	(3-State Output pins)						
IOFF	Input/Output Power Off Leakage	Vcc = 0V, VIN or Vo	≤ 5.5V	_	_	±50	μA
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = -1	8mA	_	- 0.7	- 1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
Іссь Іссн	Quiescent Power Supply Current	Vcc = 3.6V	VIN = GND or Vcc	_	—	10	μA
lccz			$3.6 \le VIN \le 5.5V^{(2)}$	_	_	10	
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc - 0 other inputs at Vcc c		-	-	500	

NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Iон = – 0.1mA	Vcc - 0.2	-	V
		Vcc = 2.3V	Iон = – 4mA	1.9	_	
			Iон = – 6mA	1.7	_	
		Vcc = 2.7V	Iон = – 4mA	2.2	_	
			Іон = – 8mA	2	_	
		Vcc = 3.0V	Iон = – 6mA	2.4	_	
			Іон = – 12mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	Iol = 0.1mA	_	0.2	V
		Vcc = 2.3V	Iol = 4mA	_	0.4	
			IOL = 6mA	—	0.55	
		Vcc = 2.7V	Iol = 4mA	_	0.4	
			Iol = 8mA	_	0.6	
		Vcc = 3.0V	IOL = 6mA	_	0.55]
			Iol = 12mA	_	0.8	1

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to +85°C.

OPERATING CHARACTERISTICS, V_{CC} = 3.3V \pm 0.3V, T_A = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per transceiver Outputs enabled	CL = 0pF, f = 10Mhz		pF
Cpd	Power Dissipation Capacitance per transceiver Outputs disabled			pF

SWITCHING CHARACTERISTICS (1)

			Vcc	= 2.7V	Vcc = 3.3	SV ± 0.3V	
Symbol		Parameter	Min.	Max.	Min.	Max.	Unit
tphl	Propagation Delay	у	1.5	7	1.5	6	ns
t PLH	Ax to Bx or Bx to	Ax					
t PHL	Propagation Delay	у	1.5	8	1.5	7	ns
t PLH	LEBA to Ax, LEA	3 to Bx					
t PHL	Propagation Delay	у	1.5	8	1.5	6.7	ns
t PLH	CLKBA to Ax, CL	KAB to Bx					
tрzн	Output Enable Tir	ne	1.5	8.2	1.5	7.2	ns
tPZL	OEBA to Ax, OEA	AB to Bx					
tрнz	Output Disable Ti	me	1.5	8	1.5	7	ns
tPLZ	OEBA to Ax, OEA	AB to Bx					
tsu	Set-up Time, HIG	H or LOW	2.5	—	2.5	—	ns
	Ax to CLKAB, Bx	to CLKBA					
tн	Hold Time, HIGH	or LOW	0	—	0	—	ns
	Ax to CLKAB, Bx	to CLKBA					
tsu	Set-up Time	Clock	2.5	—	2.5	—	ns
	HIGH or LOW	LOW					
	Ax to LEAB,	Clock	2.5	—	2.5	—	ns
	Bx to LEBA	HIGH					
tн	Hold Time HIGH o	r LOW Ax to LEAB, Bx to LEBA	1.5	—	1.5	—	ns
tw	LEAB or LEBA Pu	lse Width HIGH	3	—	3	—	ns
tw	CLKAB or CLKBA	Pulse Width HIGH or LOW	3	—	3	_	ns
tsκ (o)	Output Skew ⁽²⁾		—	—	—	500	ps

NOTES:

1. See test circuits and waveforms. TA = -40° C to + 85°C.

2. Skew between any two outputs of the same package and switching in the same direction.


IDT74LVCR16501A 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER W/3-STATE OUTPUTS

TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

Symbol	Vcc ⁽¹⁾ = 3.3V ±0.3V	Vcc ⁽¹⁾ = 2.7V	Vcc ⁽²⁾ = 2.5V ±0.2V	Unit
VLOAD	6	6	2 x Vcc	۷
Vih	2.7	2.7	Vcc	۷
VT	1.5	1.5	Vcc/2	۷
Vlz	300	300	150	mV
Vнz	300	300	150	mV
CL	50	50	30	pF
				LVC Link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain	VLOAD
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open
	LVC Link

OUTPUT SKEW - tsk (x)




tSK(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

| PROPAGATION DELAY



ENABLE AND DISABLE TIMES






 Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES




PULSE WIDTH



LVC Link

ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo is a registered trademark of Integrated Device Technology, Inc.