

3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

IDT74LVCR162245A

FEATURES:

- Typical tsk(0) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- VCC = 3.3V ±0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVCR162245A:

- Balanced Output Drivers: ±12 mA
- Low switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems

DESCRIPTION:

This 16-bit bus transceiver is built using advanced dual metal CMOS technology. This high-speed, low power transceiver is ideal for asynchronous communication between two busses (A and B). The Direction and Output Enable controls are designed to operate this device as either two independent 8-bit transceivers or one 16-bit transceiver. The direction control pin (DIR) controls the direction of data flow. The output enable pin (\overline{OE}) overrides the direction control and disables both ports. All inputs are designed with hysteresis for improved noise margin.

All pins can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVCR162245A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. The driver has been designed to drive ± 12 mA at the designated threshold levels.



FUNCTIONAL BLOCK DIAGRAM



EXTENDED COMMERCIAL TEMPERATURE RANGE

APRIL 1999

IDT74LVCR162245A 3.3V CMOS 16-BIT BUS TRANSCEIVER W/3-STATE OUTPUTS

PIN CONFIGURATION

	1		_\		1
1DIR		1	\bigcirc	48	10E
1B1		2		47	1A1
1 B 2		3		46	1A2
GND		4		45	GND
1B3		5		44	1A3
1B4		6		43	1A4
Vcc		7		42	Vcc
1 B 5		8		41	1A5
1B6		9		40	1A6
GND		10		39	GND
1B7		11		38	1A7
1B8		12	SO48-1	37	1A8
2B1		13	SO48-2 SO48-3	36	2A1
2B2		14		35	2A2
GND		15		34	GND
2 B 3		16		33	2A3
2 B 4		17		32	2A4
Vcc		18		31	Vcc
2B5		19		30	2A5
2 B 6		20		29	2A6
GND		21		28	GND
2B7		22		27	2A7
2B8		23		26	2A8
2DIR		24		25	20E
				ICAR	

SSOP/ TSSOP/ TVSOP TOP VIEW

EXTENDED COMMERCIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	– 0.5 to +6.5	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	– 0.5 to +6.5	V
Tstg	Storage Temperature	– 65 to +150	°C
Ιουτ	DC Output Current	– 50 to +50	mA
Ік	Continuous Clamp Current,	- 50	mA
Іок	VI < 0 or Vo < 0		
lcc	Continuous Current through	±100	mA
lss	each Vcc or GND		
			LVC Link

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. All terminals except Vcc.

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	6.5	8	pF
Ci/o	I/O Port Capacitance	$V_{IN} = 0V$	6.5	8	pF

CAPACITANCE (TA = +25°C, f = 1.0MHz)

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description	
xOE	Output Enable Input (Active LOW)	
xDIR	Direction Control Input	
хАх	Side A Inputs or 3-State Outputs	
xBx	Side B Inputs or 3-State Outputs	

FUNCTION TABLE (each 8-bit section)⁽¹⁾

Inputs		
xOE	xDIR	Outputs
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	Х	Isolation

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Condition: TA = -40° C to $+85^{\circ}$ C

Symbol	Parameter	Т	Test Conditions		Typ. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—		V
		Vcc = 2.7V to 3.6V		2	_	-	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8]
Ін	Input Leakage Current	Vcc = 3.6V	VI = 0 to 5.5V	_	_	±5	μA
IIL							
Іогн	High Impedance Output Current	VCC = 3.6V	Vo = 0 to 5.5V	—	—	±10	μA
Iozl	(3-State Output pins)						
IOFF	Input/Output Power Off Leakage	$V_{CC} = 0V$, V_{IN} or $V_O \le 5$	Vcc = 0V, VIN or Vo \leq 5.5V		—	±50	μA
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = - 18m	Vcc = 2.3V, IIN = - 18mA		- 0.7	- 1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL	Quiescent Power Supply Current	Vcc = 3.6V	VIN = GND or Vcc	_	_	10	μA
Іссн							
Iccz			$3.6 \le VIN \le 5.5V^{(2)}$	-	—	10	
Δlcc	Quiescent Power Supply	One input at Vcc - 0.6V	One input at Vcc - 0.6V		_	500	μA
	Current Variation	other inputs at Vcc or G	other inputs at Vcc or GND				

NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Іон = – 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	Iон = – 4mA	1.9	_	
			Iон = – 6mA	1.7	_	
		Vcc = 2.7V	Iон = – 4mA	2.2	_	
			Iон = – 8mA	2	_	
		Vcc = 3.0V	Iон = – 6mA	2.4	_	
			Іон = – 12mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IOL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IOL = 4mA	_	0.4	
			IOL = 6mA	_	0.55	
		Vcc = 2.7V	IoL = 4mA	_	0.4	
			Iol = 8mA	_	0.6	
		Vcc = 3.0V	IOL = 6mA	_	0.55	
			IOL = 12mA	_	0.8	
		•	÷			LVC Link

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to +85°C.

IDT74LVCR162245A 3.3V CMOS 16-BIT BUS TRANSCEIVER W/3-STATE OUTPUTS

OPERATING CHARACTERISTICS, V_{CC} = 3.3V \pm 0.3V, T_A = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per Transceiver Outputs enabled	CL = 0pF, f = 10Mhz	39	pF
Cpd	Power Dissipation Capacitance per Transceiver Outputs disabled		4	pF

SWITCHING CHARACTERISTICS (1)

		Vcc =	Vcc = 2.7V		V±0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t PLH	Propagation Delay	_	5.7	1.5	4.8	ns
t PHL	xAx to xBx, xBx to xAx					
tPZH	Output Enable Time	_	7.9	1.5	6.3	nc
t PZL	$x\overline{OE}$ to xAx or xBx					115
tphz	Output Disable Time	_	8.3	2.2	7.4	
t PLZ	xOE to xAx or xBx					115
tsк (о)	Output Skew ⁽²⁾	_	_	_	500	ps

NOTES:

1. See test circuits and waveforms. TA = -40° C to + 85°C.

2. Skew between any two outputs of the same package and switching in the same direction.

IDT74LVCR162245A 3.3V CMOS 16-BIT BUS TRANSCEIVER W/ 3-STATE OUTPUTS

TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

Symbol	$V_{CC}(1) = 3.3V \pm 0.3V$	Vcc ⁽¹⁾ = 2.7V	$Vcc^{(2)} = 2.5V \pm 0.2V$	Unit
VLOAD	6	6	2 x Vcc	۷
Vih	2.7	2.7	Vcc	۷
Vτ	1.5	1.5	Vcc/2	۷
Vlz	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF
				LVC Link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

LVC Link

- CL = Load capacitance: includes jig and probe capacitance.
- RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain	Vload
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

OUTPUT SKEW - tsk (x)



NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank. 2.

PROPAGATION DELAY



ENABLE AND DISABLE TIMES



NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES



PULSEWIDTH



LVC Link

IDT74LVCR162245A 3.3V CMOS 16-BIT BUS TRANSCEIVER W/3-STATE OUTPUTS

ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo is a registered trademark of Integrated Device Technology, Inc.