



3.3V CMOS 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

IDT74LVCHR16952A

FEATURES:

- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to 3.6V, Extended Range
- CMOS power levels (0.4 μW typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion
- Available in SSOP, TSSOP and TVSOP packages

Drive Features for LVCHR16952A:

- Balanced Output Drivers: $\pm 12\text{mA}$
- Low switching noise

DESCRIPTION:

This 16-bit registered transceiver is built using advanced dual metal CMOS technology. This high-speed, low power device is organized as two independent 8-bit D-type registered transceivers with separate input and output control for independent control of data flow in either direction. For example, the A-to-B enable (\overline{CEAB}) must be low to enter data from the A port. $CLKAB$ controls the clocking function. When $CLKAB$ toggles from low-to-high, the data present on the A port will be clocked into the register. \overline{OEAB} performs the output enable function on the B port. Data flow from the B port to A port is similar but requires using $CEBA$, $CLKBA$, and \overline{OEBA} inputs. Full 16-bit operation is achieved by tying the control pins of the independent transceivers together.

All pins can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.


The LVCHR16952A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. The driver has been designed to drive $\pm 12\text{mA}$ at the designated threshold levels.

The LVCHR16952A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

FUNCTIONAL BLOCK DIAGRAM



INDUSTRIAL TEMPERATURE RANGE

JULY 2000

PIN CONFIGURATION

1OEAB		1	56	1OEBA
1CLKAB		2	55	1CLKBA
1CEAB		3	54	1CEBA
GND		4	53	GND
1A1		5	52	1B1
1A2		6	51	1B2
Vcc		7	50	Vcc
1A3		8	49	1B3
1A4		9	48	1B4
1A5		10	47	1B5
GND		11	46	GND
1A6		12	45	1B6
1A7	SO56-1	13	44	1B7
1A8	SO56-2	14	43	1B8
2A1	SO56-3	15	42	2B1
2A2		16	41	2B2
2A3		17	40	2B3
GND		18	39	GND
2A4		19	38	2B4
2A5		20	37	2B5
2A6		21	36	2B6
Vcc		22	35	Vcc
2A7		23	34	2B7
2A8		24	33	2B8
GND		25	32	GND
2OEAB		26	31	2CEBA
2CLKAB		27	30	2CLKBA
2OEAB		28	29	2OEBA

SSOP/TSSOP/TVSOP
TOP VIEW

PIN DESCRIPTION

Pin Names	Description
xOEAB	A-to-B Output Enable Inputs (Active LOW)
xOEBA	B-to-A Output Enable Inputs (Active LOW)
xCEAB	A-to-B Clock Enable Inputs (Active LOW)
xCEBA	B-to-A Clock Enable Inputs (Active LOW)
xCLKAB	A-to-B Clock Inputs
xCLKBA	B-to-A Clock Inputs
xAx	A-to-B Data Inputs or B-to-A 3-State Outputs ⁽¹⁾
xBx	B-to-A Data Inputs or A-to-B 3-State Outputs ⁽¹⁾

NOTE:

- These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
IIK	Continuous Clamp Current, Vi < 0 or Vo < 0	-50	mA
Icc	Continuous Current through each Vcc or GND	±100	mA
Iss			

LVC Link

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 0\text{V}$	4.5	6	pF
Cout	Output Capacitance	$V_{OUT} = 0\text{V}$	6.5	8	pF
Ci/o	I/O Port Capacitance	$V_{IN} = 0\text{V}$	6.5	8	pF

LVC Link

NOTE:

- As applicable to the device type.

FUNCTION TABLE (1,2)

Inputs				Outputs
xCEAB	xCLKAB	xOEAB	xAx	xBx
H	X	L	X	B_0
X	L	L	X	B_0
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↑ = Low-to-High Transition
 B_0 = Level of B before the indicated steady-state input conditions were established
- A-to-B data flow is shown; B-to-A data flow is similar but uses xCEBA, xCLKBA, and xOEBA.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
V_{IH}	Input HIGH Voltage Level	$V_{CC} = 2.3\text{V}$ to 2.7V		1.7	—	—	V
		$V_{CC} = 2.7\text{V}$ to 3.6V		2	—	—	
V_{IL}	Input LOW Voltage Level	$V_{CC} = 2.3\text{V}$ to 2.7V		—	—	0.7	V
		$V_{CC} = 2.7\text{V}$ to 3.6V		—	—	0.8	
I_{IH} I_{IL}	Input Leakage Current	$V_{CC} = 3.6\text{V}$	$V_I = 0$ to 5.5V	—	—	± 5	μA
I_{OZH} I_{OZL}	High Impedance Output Current (3-State Output pins)	$V_{CC} = 3.6\text{V}$	$V_O = 0$ to 5.5V	—	—	± 10	μA
I_{OFF}	Input/Output Power Off Leakage	$V_{CC} = 0\text{V}$, V_{IN} or $V_O \leq 5.5\text{V}$		—	—	± 50	μA
V_{IK}	Clamp Diode Voltage	$V_{CC} = 2.3\text{V}$, $I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
V_H	Input Hysteresis	$V_{CC} = 3.3\text{V}$		—	100	—	mV
I_{CCL} I_{CCH} I_{CCZ}	Quiescent Power Supply Current	$V_{CC} = 3.6\text{V}$	$V_{IN} = \text{GND}$ or V_{CC}	—	—	10	μA
		$3.6 \leq V_{IN} \leq 5.5\text{V}$ ⁽²⁾		—	—	10	
ΔI_{CC}	Quiescent Power Supply Current Variation	One input at $V_{CC} - 0.6\text{V}$ other inputs at V_{CC} or GND		—	—	500	μA

LVC Link

NOTES:

1. Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.

2. This applies in the disabled state only.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
I_{BHH} I_{BHL}	Bus-Hold Input Sustain Current	$V_{CC} = 3.0\text{V}$	$V_I = 2.0\text{V}$	-75	—	—	μA
			$V_I = 0.8\text{V}$	75	—	—	
I_{BHH} I_{BHL}	Bus-Hold Input Sustain Current	$V_{CC} = 2.3\text{V}$	$V_I = 1.7\text{V}$	—	—	—	μA
			$V_I = 0.7\text{V}$	—	—	—	
I_{BHHO} I_{BHLO}	Bus-Hold Input Overdrive Current	$V_{CC} = 3.6\text{V}$	$V_I = 0$ to 3.6V	—	—	± 500	μA

LVC Link

NOTES:

1. Pins with Bus-hold are identified in the pin description.

2. Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = 2.3V to 3.6V	I _{OH} = - 0.1mA	V _{CC} - 0.2	—	V
		V _{CC} = 2.3V	I _{OH} = - 4mA	1.9	—	
			I _{OH} = - 6mA	1.7	—	
		V _{CC} = 2.7V	I _{OH} = - 4mA	2.2	—	
			I _{OH} = - 8mA	2	—	
		V _{CC} = 3.0V	I _{OH} = - 6mA	2.4	—	
			I _{OH} = - 12mA	2	—	
V _{OL}	Output LOW Voltage	V _{CC} = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		V _{CC} = 2.3V	I _{OL} = 4mA	—	0.4	
			I _{OL} = 6mA	—	0.55	
		V _{CC} = 2.7V	I _{OL} = 4mA	—	0.4	
			I _{OL} = 8mA	—	0.6	
		V _{CC} = 3.0V	I _{OL} = 6mA	—	0.55	
			I _{OL} = 12mA	—	0.8	

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = - 40°C to +85°C.

OPERATING CHARACTERISTICS, V_{CC} = 3.3V ± 0.3V, T_A = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
C _{PD}	Power Dissipation Capacitance per transceiver Outputs enabled	C _L = 0pF, f = 10MHz	—	pF
C _{PD}	Power Dissipation Capacitance per transceiver Outputs disabled		—	pF

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	V _{CC} = 2.7V		V _{CC} = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	
t _{PLH}	Propagation Delay xCLKAB, xCLKBA to xBx, xAx	2	7.6	2	6.6	ns
t _{PHL}						
t _{PZH}	Output Enable Time xOEBA, xOEAB to xAx, xBx	1.5	8	1.5	7	ns
t _{PZL}						
t _{PHZ}	Output Disable Time xOEBA, xOEAB to xAx, xBx	1.5	7.5	1.5	6.5	ns
t _{PLZ}						
t _{SU}	Set-up Time, HIGH or LOW xAx, xBx before xCLKAB↑, xCLKBA↑	2.5	—	2.5	—	ns
t _H	Hold Time, HIGH or LOW xAx, xBx after xCLKAB↑, xCLKBA↑	1.5	—	1.5	—	ns
t _{TSU}	Set-up Time, HIGH or LOW xCeAB, xCeBA before xCLKAB↑, xCLKBA↑	1.8	—	1.4	—	ns
t _H	Hold Time, HIGH or LOW xCeAB, xCeBA after xCLKAB↑, xCLKBA↑	2	—	2	—	ns
t _W	Pulse Width HIGH or LOW xCLKAB or xCLKBA	3	—	3	—	ns
t _{SK(0)}	Output Skew ⁽²⁾	—	—	—	500	ps

NOTES:


1. See test circuits and waveforms. T_A = - 40°C to +85°C.
2. Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS


TEST CONDITIONS

Symbol	$V_{CC(1)} = 3.3V \pm 0.3V$	$V_{CC(1)} = 2.7V$	$V_{CC(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC}/2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF

PROPAGATION DELAY



TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.
 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.


NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_F \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_F \leq 2\text{ns}$; $t_R \leq 2\text{ns}$.

SWITCH POSITION

Test	Switch
Open Drain	V_{LOAD}
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

OUTPUT SKEW - $t_{SK}(x)$




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

NOTES:

1. For $t_{SK}(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $t_{SK}(b)$ OUTPUT1 and OUTPUT2 are in the same bank.


ENABLE AND DISABLE TIMES




NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


SET-UP, HOLD, AND RELEASE TIMES



PULSE WIDTH



ORDERING INFORMATION



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.