



3.3V CMOS 18-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

IDT74LVCHR16501A

FEATURES:

- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP
and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to 3.6V, Extended Range
- CMOS power levels (0.4μW typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVCHR16501A:

- Balanced Output Drivers: $\pm 12mA$
- Low switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems


DESCRIPTION:

The LVCHR16501A 18-bit registered transceiver is built using advanced dual metal CMOS technology. This high-speed, low power 18-bit registered bus transceiver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and \overline{OEBA}), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar but requires using \overline{OEBA} , LEBA and CLKBA. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.


The LVCHR16501A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been developed to drive $\pm 12mA$ at the designated thresholds.

The LVCHR16501A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



SSOP/ TSSOP/ TVSOP
TOP VIEW

PIN DESCRIPTION

| Pin Names | Description |
|--------------------------|---|
| OEAB | A-to-B Output Enable Input |
| $\overline{\text{OEBA}}$ | B-to-A Output Enable Input (Active LOW) |
| LEAB | A-to-B Latch Enable Input |
| LEBA | B-to-A Latch Enable Input |
| CLKAB | A-to-B Clock Input |
| CLKBA | B-to-A Clock Input |
| Ax | A-to-B Data Inputs or B-to-A 3-State Outputs ⁽¹⁾ |
| Bx | B-to-A Data Inputs or A-to-B 3-State Outputs ⁽¹⁾ |

NOTE:

- These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATINGS (1)

| Symbol | Description | Max. | Unit |
|--------|---|---------------|------|
| VTERM | Terminal Voltage with Respect to GND | - 0.5 to +6.5 | V |
| TSTG | Storage Temperature | - 65 to +150 | °C |
| IOUT | DC Output Current | - 50 to +50 | mA |
| IIK | Continuous Clamp Current, $V_I < 0$ or $V_O < 0$ | - 50 | mA |
| ICC | Continuous Current through each VCC or GND | ±100 | mA |

LVC Link

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| CIN | Input Capacitance | $V_{IN} = 0\text{V}$ | 4.5 | 6 | pF |
| COUT | Output Capacitance | $V_{OUT} = 0\text{V}$ | 6.5 | 8 | pF |
| C _{I/O} | I/O Port Capacitance | $V_{IN} = 0\text{V}$ | 6.5 | 8 | pF |

LVC Link

NOTE:

- As applicable to the device type.

FUNCTION TABLE (1, 2)

| Inputs | | | | Outputs |
|--------|------|-------|----|------------------|
| OEAB | LEAB | CLKAB | Ax | Bx |
| L | X | X | X | Z |
| H | H | X | L | L |
| H | H | X | H | H |
| H | L | ↑ | L | L |
| H | L | ↑ | H | H |
| H | L | L | X | B ⁽³⁾ |
| H | L | H | X | B ⁽⁴⁾ |

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance
↑ = LOW-to-HIGH Transition
- A-to-B data flow is shown. B-to-A data flow is similar but uses $\overline{\text{OEBA}}$, LEBA, and CLKBA.
- Output level before the indicated steady-state input conditions were established.
- Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

| Symbol | Parameter | Test Conditions | | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|-------------------------------------|--|--|--|------|---------------------|----------|---------------|
| V_{IH} | Input HIGH Voltage Level | $V_{CC} = 2.3\text{V}$ to 2.7V | | 1.7 | — | — | V |
| | | $V_{CC} = 2.7\text{V}$ to 3.6V | | 2 | — | — | |
| V_{IL} | Input LOW Voltage Level | $V_{CC} = 2.3\text{V}$ to 2.7V | | — | — | 0.7 | V |
| | | $V_{CC} = 2.7\text{V}$ to 3.6V | | — | — | 0.8 | |
| I_{IH} I_{IL} | Input Leakage Current | $V_{CC} = 3.6\text{V}$ | $V_I = 0$ to 5.5V | — | — | ± 5 | μA |
| I_{OZH} I_{OZL} | High Impedance Output Current (3-State Output pins) | $V_{CC} = 3.6\text{V}$ | $V_O = 0$ to 5.5V | — | — | ± 10 | μA |
| I_{OFF} | Input/Output Power Off Leakage | $V_{CC} = 0\text{V}$, V_{IN} or $V_O \leq 5.5\text{V}$ | | — | — | ± 50 | μA |
| V_{IK} | Clamp Diode Voltage | $V_{CC} = 2.3\text{V}$, $I_{IN} = -18\text{mA}$ | | — | -0.7 | -1.2 | V |
| V_H | Input Hysteresis | $V_{CC} = 3.3\text{V}$ | | — | 100 | — | mV |
| I_{CCL} I_{CCH} I_{CCZ} | Quiescent Power Supply Current | $V_{CC} = 3.6\text{V}$ | $V_{IN} = \text{GND}$ or V_{CC} | — | — | 10 | μA |
| | | | $3.6 \leq V_{IN} \leq 5.5\text{V}^{(2)}$ | — | — | 10 | |
| ΔI_{CC} | Quiescent Power Supply Current Variation | One input at $V_{CC} - 0.6\text{V}$ other inputs at V_{CC} or GND | | — | — | 500 | μA |

LVC Link

NOTES:

- Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.
- This applies in the disabled state only.

BUS-HOLD CHARACTERISTICS

| Symbol | Parameter ⁽¹⁾ | Test Conditions | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|--------------------------|----------------------------------|------------------------|----------------------------|------|---------------------|-----------|---------------|
| I_{BHH} I_{BHL} | Bus-Hold Input Sustain Current | $V_{CC} = 3.0\text{V}$ | $V_I = 2.0\text{V}$ | -75 | — | — | μA |
| | | | $V_I = 0.8\text{V}$ | 75 | — | — | |
| I_{BHH} I_{BHL} | Bus-Hold Input Sustain Current | $V_{CC} = 2.3\text{V}$ | $V_I = 1.7\text{V}$ | — | — | — | μA |
| | | | $V_I = 0.7\text{V}$ | — | — | — | |
| I_{BHHO} I_{BHLO} | Bus-Hold Input Overdrive Current | $V_{CC} = 3.6\text{V}$ | $V_I = 0$ to 3.6V | — | — | ± 500 | μA |

LVC Link

NOTES:

- Pins with Bus-hold are identified in the pin description.
- Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Max. | Unit |
|--------|---------------------|--------------------------------|---------------|-----------|------|------|
| VOH | Output HIGH Voltage | VCC = 2.3V to 3.6V | IOH = – 0.1mA | VCC – 0.2 | — | V |
| | | VCC = 2.3V | IOH = – 4mA | 1.9 | — | |
| | | | IOH = – 6mA | 1.7 | — | |
| | | VCC = 2.7V | IOH = – 4mA | 2.2 | — | |
| | | | IOH = – 8mA | 2 | — | |
| | | VCC = 3.0V | IOH = – 6mA | 2.4 | — | |
| | | | IOH = – 12mA | 2 | — | |
| VOL | Output LOW Voltage | VCC = 2.3V to 3.6V | IOL = 0.1mA | — | 0.2 | V |
| | | VCC = 2.3V | IOL = 4mA | — | 0.4 | |
| | | | IOL = 6mA | — | 0.55 | |
| | | VCC = 2.7V | IOL = 4mA | — | 0.4 | |
| | | | IOL = 8mA | — | 0.6 | |
| | | VCC = 3.0V | IOL = 6mA | — | 0.55 | |
| | | | IOL = 12mA | — | 0.8 | |

LVC Link

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = – 40°C to +85°C.

OPERATING CHARACTERISTICS, VCC = 3.3V ± 0.3V, TA = 25°C

| Symbol | Parameter | Test Conditions | Typical | Unit |
|--------|--|---------------------|---------|------|
| CPD | Power Dissipation Capacitance per transceiver Outputs enabled | CL = 0pF, f = 10Mhz | | pF |
| CPD | Power Dissipation Capacitance per transceiver Outputs disabled | | | pF |

SWITCHING CHARACTERISTICS ⁽¹⁾

| Symbol | Parameter | | V _{CC} = 2.7V | | V _{CC} = 3.3V ± 0.3V | | Unit |
|--------------------------------------|---|---------------|------------------------|------|-------------------------------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| t _{PHL} t _{PLH} | Propagation Delay Ax to Bx or Bx to Ax | | 1.5 | 7 | 1.5 | 6 | ns |
| t _{PHL} t _{PLH} | Propagation Delay LEBA to Ax, LEAB to Bx | | 1.5 | 8 | 1.5 | 7 | ns |
| t _{PHL} t _{PLH} | Propagation Delay CLKBA to Ax, CLKAB to Bx | | 1.5 | 8 | 1.5 | 6.7 | ns |
| t _{PZH} t _{PZL} | Output Enable Time OEBA to Ax, OEAB to Bx | | 1.5 | 8.2 | 1.5 | 7.2 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time OEBA to Ax, OEAB to Bx | | 1.5 | 8 | 1.5 | 7 | ns |
| t _{SU} | Set-up Time, HIGH or LOW Ax to CLKAB, Bx to CLKBA | | 2.5 | — | 2.5 | — | ns |
| t _H | Hold Time, HIGH or LOW Ax to CLKAB, Bx to CLKBA | | 0 | — | 0 | — | ns |
| t _{SU} | Set-up Time HIGH or LOW Ax to LEAB, Bx to LEBA | Clock LOW | 2.5 | — | 2.5 | — | ns |
| | | Clock HIGH | 2.5 | — | 2.5 | — | ns |
| t _H | Hold Time HIGH or LOW Ax to LEAB, Bx to LEBA | | 1.5 | — | 1.5 | — | ns |
| t _w | LEAB or LEBA Pulse Width HIGH | | 3 | — | 3 | — | ns |
| t _w | CLKAB or CLKBA Pulse Width HIGH or LOW | | 3 | — | 3 | — | ns |
| t _{SK(0)} | Output Skew ⁽²⁾ | | — | — | — | 500 | ps |

NOTES:

1. See test circuits and waveforms. T_A = – 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

| Symbol | $V_{CC}^{(1)} = 3.3V \pm 0.3V$ | $V_{CC}^{(1)} = 2.7V$ | $V_{CC}^{(2)} = 2.5V \pm 0.2V$ | Unit |
|------------|--------------------------------|-----------------------|--------------------------------|------|
| V_{LOAD} | 6 | 6 | $2 \times V_{CC}$ | V |
| V_{IH} | 2.7 | 2.7 | V_{CC} | V |
| V_T | 1.5 | 1.5 | $V_{CC} / 2$ | V |
| V_{LZ} | 300 | 300 | 150 | mV |
| V_{HZ} | 300 | 300 | 150 | mV |
| C_L | 50 | 50 | 30 | pF |

LVC Link

TEST CIRCUITS FOR ALL OUTPUTS



LVC Link

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.
 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_F \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_F \leq 2\text{ns}$; $t_R \leq 2\text{ns}$.

SWITCH POSITION

| Test | Switch |
|---|------------|
| Open Drain Disable Low Enable Low | V_{LOAD} |
| Disable High Enable High | GND |
| All Other tests | Open |

LVC Link

OUTPUT SKEW - $t_{SK}(x)$




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

LVC Link

NOTES:


1. For $t_{SK}(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $t_{SK}(b)$ OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



LVC Link

ENABLE AND DISABLE TIMES




LVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES



LVC Link

PULSE WIDTH



LVC Link

ORDERING INFORMATION

| IDT | XX | LVC | X | XX | XXXX | XX | |
|-----|-------------|-----|----------|--------|-------------|---------|--|
| | Temp. Range | | Bus-Hold | Family | Device Type | Package | |
| | | | | | | PV | Shrink Small Outline Package (SO56-1) |
| | | | | | | PA | Thin Shrink Small Outline Package (SO56-2) |
| | | | | | | PF | Thin Very Small Outline Package (SO56-3) |
| | | | | | 501A | | 18-bit Registered Transceiver |
| | | | | | R16 | | Double-Density with Resistors, $\pm 12\text{mA}$ |
| | | | | | H | | Bus-hold |
| | | | | | 74 | | -40°C to +85°C |



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.