

# 3.3V CMOS 36-BIT REGISTERED TRANSCEIVER WITH 5 VOLT TOLERANT I/O AND BUS-HOLD

## **FEATURES:**

- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
  > 200V using machine model (C = 200pF, R = 0)
- 0.8mm pitch LFBGA package, 114 balls
- Extended commercial range of -40°C to +85°C
- $VCC = 3.3V \pm 0.3V$ , Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

#### Drive Features for LVCH32501A:

- High Output Drivers: ±24mA
- Reduced system switching noise

## **APPLICATIONS:**

- 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems


## **DESCRIPTION:**

This 36-bit registered transceiver is built using advanced dual metal CMOS technology. This device combines D-type latches and D-type flipflops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and  $\overline{\text{OEBA}}$ ), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flipflop on the LOW-to-HIGH transition of CLKAB. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar but requires using  $\overline{\text{OEBA}}$ , LEBA and CLKBA. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The LVCH32501A has been designed with a  $\pm 24$ mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The LVCH32501A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

## **FUNCTIONAL BLOCK DIAGRAM**



**EXTENDED COMMERCIAL TEMPERATURE RANGE** 

**FEBRUARY 2000** 


# **PIN CONFIGURATION**

		1							1	1				1	I			T	
6	1B2	1B4	1B6	1B8	1B10	1B12	1B14	1B15	1B17	NC	2B2	2B4	2B6	2B8	2B10	2B12	2B14	2B15	2B17
5	1B1	1B3	1B5	1B7	1B9	1B11	1B13	1B16	1B18	2CLKAB	2B1	2B3	2B5	2B7	2 <b>B</b> 9	2B11	2B13	2B16	2B18
4	1CLKAB	GND	GND	Vcc	GND	GND	Vcc	GND	1CLKBA	GND	GND	GND	Vcc	GND	GND	Vcc	GND	2CLKBA	GND
3	1LEAB	10EAB	GND	Vcc	GND	GND	Vcc	GND	1OEBA	1LEBA	20EAB	GND	VCC	GND	GND	Vcc	GND	2OEBA	2LEBA
2	1A1	1A3	1A5	1 <b>A</b> 7	1 <b>A</b> 9	1A11	1 <b>A</b> 13	1 <b>A</b> 16	1A18	2LEAB	2 <b>A</b> 1	2A3	2 <b>A</b> 5	2A7	2 <b>A</b> 9	2 <b>A</b> 11	2A13	2A16	2A18
1	1A2	1A4	1A6	1A8	1 <b>A</b> 10	1 <b>A</b> 12	1A14	1 <b>A</b> 15	1A17	NC	2A2	2A4	2A6	2A8	2A10	2A12	2A14	2A15	2A17
	A	В	С	D	E	F	G	Н	J	К	L	М	N	Р	R	Т	U	V	W

32501

LFBGA TOP VIEW

# 114 BALL LFBGA PACKAGE ATTRIBUTES



## **ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Description	Max.	Unit
VTERM	TERM Terminal Voltage with Respect to GND		V
Tstg	TSTG Storage Temperature		°C
Іоит	DC Output Current	- 50 to +50	mA
lik	Continuous Clamp Current,	- 50	mA
Іок	$V_1 < 0$ or $V_0 < 0$		
Icc	Continuous Current through	±100	mA
Iss	each Vcc or GND		

## LVC Link

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	6.5	8	pF
C <sub>I/O</sub>	I/O Port Capacitance	VIN = 0V	6.5	8	pF
					LVC Link

## NOTE:

1. As applicable to the device type.

## PIN DESCRIPTION

Pin Names	Description
OEAB	A-to-B Output Enable Input
ŌĒBĀ	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs <sup>(1)</sup>
Вх	B-to-A Data Inputs or A-to-B 3-State Outputs <sup>(1)</sup>

#### NOTE:

 These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

## **FUNCTION TABLE (1, 2)**

	Inp		Outputs	
OEAB	LEAB	CLKAB	Ах	Вх
L	Х	Х	Х	Z
Н	Н	Х	L	L
Н	Н	Х	Н	Н
Н	L	1	L	L
Н	L	1	Н	Н
Н	L	L	Х	B <sup>(3)</sup>
Н	L	Н	Х	B <sup>(4)</sup>

#### NOTES:

- 1. H = HIGH Voltage Level
  - L = LOW Voltage Level
  - X = Don't Care
  - Z = High Impedance
  - ↑ = LOW-to-HIGH Transition
- A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.
- Output level before the indicated steady-state input conditions were established.
- Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

## **BUS-HOLD CHARACTERISTICS**

Symbol	Parameter <sup>(1)</sup>		Test Conditions			Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3.0V	VI = 2.0V	- 75	_	_	μΑ
Івнь			VI = 0.8V	75	_	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	_	_	_	μA
Івнь			VI = 0.7V	_	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	± 500	μA
Івньо							

## NOTES:

- 1. Pins with Bus-hold are identified in the pin description.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.

LVC Lin

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter		Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V	Vcc = 2.3V to 2.7V		_	_	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
lih lil	Input Leakage Current	VCC = 3.6V	VI = 0 to 5.5V	_	_	±5	μA
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μA
lozl	(3-State Output pins)						
loff	Input/Output Power Off Leakage	Vcc = 0V, Vin or Vo ≤	≤ 5.5V	_	_	±50	μA
Vıĸ	Clamp Diode Voltage	Vcc = 2.3V, In = -18	lmA	_	- 0.7	- 1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL	Quiescent Power Supply Current	Vcc = 3.6V	VIN = GND or Vcc	_	_	10	μA
Іссн							
ICCZ			$3.6 \le VIN \le 5.5V^{(2)}$	_	_	10	
Δlcc	Quiescent Power Supply	One input at Vcc - 0.6	5V	_	_	500	μA
	Current Variation	other inputs at Vcc or	GND				LVC Link

#### NOTES:

- 1. Typical values are at Vcc = 3.3V, +25°C ambient.
- 2. This applies in the disabled state only.

## **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	-	
		Vcc = 2.3V	Iон = - 12mA	1.7	-	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	IOH = - 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		Vcc = 3.0V	IoL = 24mA	_	0.55	LVC Link

## NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to +85°C.

LVC Link

# OPERATING CHARACTERISTICS, $V_{CC}$ = 3.3V $\pm$ 0.3V, $T_{A}$ = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per transceiver Outputs enabled	CL = 0pF, f = 10Mhz		pF
CPD	Power Dissipation Capacitance per transceiver Outputs disabled			pF

# **SWITCHING CHARACTERISTICS (1)**

			Vcc =	: 2.7V	Vcc = 3.		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
tplh	Propagation Delay		1.5	5.2	1.5	4.6	ns
tphl	Ax to Bx or Bx to Ax						
tplh	Propagation Delay		1.5	6	1.5	5.3	ns
tphl	LEBA to Ax, LEAB to Bx						
tplh	Propagation Delay		1.5	6	1.5	5.3	ns
tphl	CLKBA to Ax, CLKAB to Bx						
tpzh	Output Enable Time		1.5	6	1.5	5.6	ns
tpzl	OEBA to Ax, OEAB to Bx						
tphz	Output Disable Time		1.5	6.5	1.5	5.8	ns
tplz	OEBA to Ax, OEAB to Bx						
tsu	Set-up Time, HIGH or LOW	3	_	3	_	ns	
	Ax to CLKAB, Bx to CLKBA						
tн	Hold Time, HIGH or LOW		0	_	0	_	ns
	Ax to CLKAB, Bx to CLKBA						
tsu	Set-up Time	Clock	3	_	3	_	ns
	HIGH or LOW	LOW					
	Ax to LEAB,	Clock	2	_	2	_	ns
	Bx to LEBA	HIGH					
tн	Hold Time HIGH or LOW		1.5	_	1.5	_	ns
	Ax to LEAB, Bx to LEBA						
tw	LEAB or LEBA Pulse Width HIGH		3	_	3	_	ns
tw	CLKAB or CLKBA Pulse Width HIGH or LOW		3	_	3	_	ns
tsk(o)	Output Skew <sup>(2)</sup>		_	_	_	500	ps

#### NOTES:


- 1. See test circuits and waveforms.  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ .
- 2. Skew between any two outputs of the same package and switching in the same direction.

## **TEST CIRCUITS AND WAVEFORMS**

## **TEST CONDITIONS**

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	$Vcc^{(1)} = 2.7V$	$Vcc^{(2)} = 2.5V \pm 0.2V$	Unit
VLOAD	6	6	2 x Vcc	٧
VIH	2.7	2.7	Vcc	٧
VT	1.5	1.5	Vcc/2	٧
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF
				LVC Lin

## **TEST CIRCUITS FOR ALL OUTPUTS**



DEFINITIONS:

LVC Lin

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zou⊤ of the Pulse Generator.


#### NOTE:

- 1. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.

## **SWITCH POSITION**

Test	Switch
Open Drain	VLOAD
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

**OUTPUT SKEW - tsk (x)** 




tsk(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

#### **NOTES**


LVC Link

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

# **PROPAGATION DELAY**




## **ENABLE AND DISABLE TIMES**




#### NOTE:

 Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


# SET-UP, HOLD, AND RELEASE TIMES



## **PULSE WIDTH**



## ORDERING INFORMATION





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com\*