



## 3.3V CMOS 32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

IDT74LVCH32373A

### FEATURES:

- Typical  $t_{sk}(o)$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
- 0.8mm pitch LFBGA package, 96 balls
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range
- $V_{CC} = 2.7V$  to 3.6V, Extended Range
- CMOS power levels (0.4 $\mu\text{W}$  typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

#### Drive Features for LVCH32373A:

- Balanced Output Drivers:  $\pm 24\text{mA}$
- Reduced system switching noise

### APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

### DESCRIPTION:


The LVCH32373A 32-bit transparent D-type latch is built using advanced dual metal CMOS technology. This high-speed, low-power latch is ideal for temporary storage of data. The device can be used for implementing memory address latches, I/O ports, and bus drivers. The Output Enable and Latch Enable controls are organized to operate each device as four 8-bit latches, two 16-bit latches, or one 32-bit latch. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

All pins of the LVCH32373A can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVCH32373A has been designed with a  $\pm 24\text{mA}$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The LVCH32373A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

### FUNCTIONAL BLOCK DIAGRAM



EXTENDED COMMERCIAL TEMPERATURE RANGE

JANUARY 2000


## PIN CONFIGURATION

6	1D2	1D4	1D6	1D8	2D2	2D4	2D6	2D7	3D2	3D4	3D6	3D8	4D2	4D4	4D6	4D7
5	1D1	1D3	1D5	1D7	2D1	2D3	2D5	2D8	3D1	3D3	3D5	3D7	4D1	4D3	4D5	4D8
4	1LE	GND	VCC	GND	GND	VCC	GND	2LE	3LE	GND	VCC	GND	GND	VCC	GND	4LE
3	1OE	GND	VCC	GND	GND	VCC	GND	2OE	3OE	GND	VCC	GND	GND	VCC	GND	4OE
2	1Q1	1Q3	1Q5	1Q7	2Q1	2Q3	2Q5	2Q8	3Q1	3Q3	3Q5	3Q7	4Q1	4Q3	4Q5	4Q8
1	1Q2	1Q4	1Q6	1Q8	2Q2	2Q4	2Q6	2Q7	3Q2	3Q4	3Q6	3Q8	4Q2	4Q4	4Q6	4Q7
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T

32373

LFBGA  
TOP VIEW

## 96 BALL LFBGA PACKAGE LAYOUT



## ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
TSTG	Storage Temperature	- 65 to +150	°C
IOUT	DC Output Current	- 50 to +50	mA
IIK	Continuous Clamp Current, VI < 0 or VO < 0	- 50	mA
IOK			
ICC	Continuous Current through each Vcc or GND	±100	mA
ISS			

LVC Link

### NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V	6.5	8	pF
CI/O	I/O Port Capacitance	V <sub>IN</sub> = 0V	6.5	8	pF

LVC Link

### NOTE:

- As applicable to the device type.

## PIN DESCRIPTION

Pin Names	Description
x <sub>D</sub> x	Data Inputs <sup>(1)</sup>
x <sub>LE</sub>	Latch Enable Inputs (Active HIGH)
x <sub>OE</sub>	Output Enable Inputs (Active LOW)
x <sub>Q</sub> x	3-State Outputs

### NOTE:

- These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

## FUNCTION TABLE (EACH 9-BIT SECTION) (1)

Inputs			Outputs
x <sub>D</sub> x	x <sub>LE</sub>	x <sub>OE</sub>	x <sub>Q</sub> x
H	H	L	H
L	H	L	L
X	X	H	Z
X	L	L	Q <sub>0</sub>

### NOTE:

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance  
Q<sub>0</sub> = Output level of Q before the indicated steady-state conditions were established.

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
IBHH	Bus-Hold Input Sustain Current	V <sub>CC</sub> = 3.0V	V <sub>I</sub> = 2.0V	- 75	—	—	μA
IBHL			V <sub>I</sub> = 0.8V	75	—	—	
IBHH	Bus-Hold Input Sustain Current	V <sub>CC</sub> = 2.3V	V <sub>I</sub> = 1.7V	—	—	—	μA
IBHL			V <sub>I</sub> = 0.7V	—	—	—	
IBH <sub>O</sub>	Bus-Hold Input Overdrive Current	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = 0 to 3.6V	—	—	± 500	μA
IBH <sub>L</sub>							

### NOTES:

- Pins with Bus-hold are identified in the pin description.
- Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Voltage Level	$V_{CC} = 2.3\text{V}$ to $2.7\text{V}$		1.7	—	—	V
		$V_{CC} = 2.7\text{V}$ to $3.6\text{V}$		2	—	—	
$V_{IL}$	Input LOW Voltage Level	$V_{CC} = 2.3\text{V}$ to $2.7\text{V}$		—	—	0.7	V
		$V_{CC} = 2.7\text{V}$ to $3.6\text{V}$		—	—	0.8	
$I_{IH}$ $I_{IL}$	Input Leakage Current	$V_{CC} = 3.6\text{V}$	$V_I = 0$ to $5.5\text{V}$	—	—	$\pm 5$	$\mu\text{A}$
$I_{OZH}$ $I_{OZL}$	High Impedance Output Current (3-State Output pins)	$V_{CC} = 3.6\text{V}$	$V_O = 0$ to $5.5\text{V}$	—	—	$\pm 10$	$\mu\text{A}$
$I_{OFF}$	Input/Output Power Off Leakage	$V_{CC} = 0\text{V}$ , $V_{IN}$ or $V_O \leq 5.5\text{V}$		—	—	$\pm 50$	$\mu\text{A}$
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = 2.3\text{V}$ , $I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
$V_H$	Input Hysteresis	$V_{CC} = 3.3\text{V}$		—	100	—	mV
$I_{CCL}$ $I_{CCH}$ $I_{CCZ}$	Quiescent Power Supply Current	$V_{CC} = 3.6\text{V}$		—	—	10	$\mu\text{A}$
		$3.6 \leq V_{IN} \leq 5.5\text{V}$ <sup>(2)</sup>		—	—	10	
$\Delta I_{CC}$	Quiescent Power Supply Current Variation	One input at $V_{CC} - 0.6\text{V}$ other inputs at $V_{CC}$ or GND		—	—	500	$\mu\text{A}$

LVC Link

**NOTES:**

1. Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^\circ\text{C}$  ambient.
2. This applies in the disabled state only.

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 2.3\text{V}$ to $3.6\text{V}$	$I_{OH} = -0.1\text{mA}$	$V_{CC} - 0.2$	—	V
		$V_{CC} = 2.3\text{V}$	$I_{OH} = -6\text{mA}$	2	—	
		$V_{CC} = 2.3\text{V}$	$I_{OH} = -12\text{mA}$	1.7	—	
		$V_{CC} = 2.7\text{V}$		2.2	—	
		$V_{CC} = 3.0\text{V}$		2.4	—	
		$V_{CC} = 3.0\text{V}$	$I_{OH} = -24\text{mA}$	2.2	—	
$V_{OL}$	Output LOW Voltage	$V_{CC} = 2.3\text{V}$ to $3.6\text{V}$	$I_{OL} = 0.1\text{mA}$	—	0.2	V
		$V_{CC} = 2.3\text{V}$	$I_{OL} = 6\text{mA}$	—	0.4	
			$I_{OL} = 12\text{mA}$	—	0.7	
		$V_{CC} = 2.7\text{V}$	$I_{OL} = 12\text{mA}$	—	0.4	
		$V_{CC} = 3.0\text{V}$	$I_{OL} = 24\text{mA}$	—	0.55	

LVC Link

**NOTE:**

1.  $V_{IH}$  and  $V_{IL}$  must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate  $V_{CC}$  range.  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

## OPERATING CHARACTERISTICS, $V_{CC} = 3.3V \pm 0.3V$ , $T_A = 25^\circ C$

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per Latch Outputs enabled	$C_L = 0\text{pF}$ , $f = 10\text{MHz}$	78	pF
CPD	Power Dissipation Capacitance per Latch Outputs disabled		12	pF

## SWITCHING CHARACTERISTICS <sup>(1)</sup>

Symbol	Parameter	$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Unit
		Min.	Max.	Min.	Max.	
tPLH tPHL	Propagation Delay $x_{Dx}$ to $x_{Qx}$	1.5	4.9	1.6	4.2	ns
tPLH tPHL	Propagation Delay $x_{LE}$ to $x_{Qx}$	2	5.3	2.1	4.6	ns
tPZH tPZL	Output Enable Time $x_{OE}$ to $x_{Qx}$	1.5	5.7	1.3	4.7	ns
tPHZ tPLZ	Output Disable Time $x_{OE}$ to $x_{Qx}$	1.5	6.3	2.5	5.9	ns
tsu	Set-up Time HIGH or LOW, $x_{Dx}$ to $x_{LE}$	1.7	—	1.7	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW, $x_{Dx}$ after $x_{LE}$	1.2	—	1.2	—	ns
t <sub>w</sub>	$x_{LE}$ Pulse Width HIGH	3.3	—	3.3	—	ns
tsk(o)	Output Skew <sup>(2)</sup>	—	—	—	500	ns

### NOTES:


- See test circuits and waveforms.  $T_A = -40^\circ C$  to  $+85^\circ C$ .
- Skew between any two outputs of the same package and switching in the same direction.

## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

Symbol	$V_{CC(1)} = 3.3V \pm 0.3V$	$V_{CC(1)} = 2.7V$	$V_{CC(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC} / 2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF

### TEST CIRCUITS FOR ALL OUTPUTS



#### DEFINITIONS:

$C_L$  = Load capacitance: includes jig and probe capacitance.  
 $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$ .
2. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ;  $t_f \leq 2\text{ns}$ ;  $t_r \leq 2\text{ns}$ .

### SWITCH POSITION

Test	Switch
Open Drain	$V_{LOAD}$
Disable Low	
Enable Low	GND
Disable High	
Enable High	Open
All Other tests	

LVC Link

### OUTPUT SKEW - $t_{SK}(x)$




$$t_{SK}(x) = |t_{PHL2} - t_{PHL1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

LVC Link


#### NOTES:

1. For  $t_{SK}(o)$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $t_{SK}(b)$  OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY




### ENABLE AND DISABLE TIMES




#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


### SET-UP, HOLD, AND RELEASE TIMES



### PULSE WIDTH



## ORDERING INFORMATION



### CORPORATE HEADQUARTERS

2975 Stender Way  
Santa Clara, CA 95054

### for SALES:

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.