



# 3.3V CMOS 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD

IDT74LVCH16721A

## FEATURES:

- Typical  $t_{sk(0)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range
- $V_{CC} = 2.7V$  to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

### Drive Features for LVCH16721A:

- High Output Drivers:  $\pm 24mA$
- Reduced system switching noise

## APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

## DESCRIPTION:


This 20-bit flip-flop is built using advanced dual metal CMOS technology. The 20 flip-flops of the LVCH16721A are edge-triggered D-type flip-flops with qualified clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs if the clock-enable ( $\overline{CLKEN}$ ) input is low. If  $\overline{CLKEN}$  is high, no data is stored.

A buffered output-enable ( $\overline{OE}$ ) input places the 20 outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without the need for interface or pullup components.  $\overline{OE}$  does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The LVCH16721A has been designed with a  $\pm 24mA$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The LVCH16721A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



SSOP/ TSSOP/ TVSOP  
TOP VIEW

## PIN DESCRIPTION

| Pin Names          | Description                              |
|--------------------|--|
| $\overline{OE}$    | 3-State Output Enable Input (Active LOW) |
| Dx                 | Data Inputs <sup>(1)</sup>               |
| Qx                 | 3-State Outputs                          |
| CLK                | Clock Input                              |
| $\overline{CLKEN}$ | Clock Enable Input (Active LOW)          |
| NC                 | No Internal Connection                   |

### NOTE:

- These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

## ABSOLUTE MAXIMUM RATINGS (1)

| Symbol                             | Description   | Max.          | Unit |
|------------------------------------|---|---------------|------|
| $V_{TERM}^{(2)}$                   | Terminal Voltage with Respect to GND                                  | - 0.5 to +6.5 | V    |
| $V_{TERM}^{(3)}$                   | Terminal Voltage with Respect to GND                                  | - 0.5 to +6.5 | V    |
| TSTG                               | Storage Temperature   | - 65 to +150  | °C   |
| IOUT                               | DC Output Current   | - 50 to +50   | mA   |
| I <sub>IK</sub><br>I <sub>OK</sub> | Continuous Clamp Current,<br>V <sub>i</sub> < 0 or V <sub>o</sub> < 0 | - 50          | mA   |
| I <sub>CC</sub><br>I <sub>SS</sub> | Continuous Current through<br>each V <sub>CC</sub> or GND             | ±100          | mA   |

LVC Link

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>CC</sub> terminals.
- All terminals except V<sub>CC</sub>.

## CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

| Symbol           | Parameter <sup>(1)</sup> | Conditions            | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C <sub>IN</sub>  | Input Capacitance        | V <sub>IN</sub> = 0V  | 4.5  | 6    | pF   |
| C <sub>OUT</sub> | Output Capacitance       | V <sub>OUT</sub> = 0V | 6.5  | 8    | pF   |
| C <sub>I/O</sub> | I/O Port Capacitance     | V <sub>IN</sub> = 0V  | 6.5  | 8    | pF   |

LVC Link

### NOTE:

- As applicable to the device type.

## FUNCTION TABLE (each flip-flop) (1)

| $\overline{OE}$ | Inputs             |        |    | Outputs        |
|-----------------|--------------------|--------|----|----------------|
|                 | $\overline{CLKEN}$ | CLK    | Dx | Qx             |
| L               | H                  | X      | X  | Q <sub>0</sub> |
| L               | L                  | ↑      | H  | H              |
| L               | L                  | ↑      | L  | L              |
| L               | L                  | L or H | X  | Q <sub>0</sub> |
| H               | X                  | X      | X  | Z              |

### NOTE:

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance  
Q<sub>0</sub> = Level of Q before the indicated steady-state input conditions were established.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

| Symbol   | Parameter  | Test Conditions   |   | Min. | Typ. <sup>(1)</sup> | Max. | Unit |
|--|--|---|---|------|---------------------|------|------|
| V <sub>IH</sub>  | Input HIGH Voltage Level                               | V <sub>CC</sub> = 2.3V to 2.7V  |   | 1.7  | —                   | —    | V    |
|  |  | V <sub>CC</sub> = 2.7V to 3.6V  |   | 2    | —                   | —    |      |
| V <sub>IL</sub>  | Input LOW Voltage Level                                | V <sub>CC</sub> = 2.3V to 2.7V  |   | —    | —                   | 0.7  | V    |
|  |  | V <sub>CC</sub> = 2.7V to 3.6V  |   | —    | —                   | 0.8  |      |
| I <sub>IH</sub><br>I <sub>IL</sub>                       | Input Leakage Current                                  | V <sub>CC</sub> = 3.6V  | V <sub>I</sub> = 0 to 5.5V                  | —    | —                   | ±5   | μA   |
| I <sub>OZH</sub><br>I <sub>OZL</sub>                     | High Impedance Output Current<br>(3-State Output pins) | V <sub>CC</sub> = 3.6V  | V <sub>O</sub> = 0 to 5.5V                  | —    | —                   | ±10  | μA   |
| I <sub>OFF</sub>   | Input/Output Power Off Leakage                         | V <sub>CC</sub> = 0V, V <sub>IN</sub> or V <sub>O</sub> ≤ 5.5V                |   | —    | —                   | ±50  | μA   |
| V <sub>IK</sub>  | Clamp Diode Voltage                                    | V <sub>CC</sub> = 2.3V, I <sub>IN</sub> = -18mA                               |   | —    | -0.7                | -1.2 | V    |
| V <sub>H</sub>   | Input Hysteresis                                       | V <sub>CC</sub> = 3.3V  |   | —    | 100                 | —    | mV   |
| I <sub>CC1</sub><br>I <sub>CC2</sub><br>I <sub>CC3</sub> | Quiescent Power Supply Current                         | V <sub>CC</sub> = 3.6V  | V <sub>IN</sub> = GND or V <sub>CC</sub>    | —    | —                   | 10   | μA   |
|  |  |   | 3.6 ≤ V <sub>IN</sub> ≤ 5.5V <sup>(2)</sup> | —    | —                   | 10   |      |
| ΔI <sub>CC</sub>   | Quiescent Power Supply Current Variation               | One input at V <sub>CC</sub> - 0.6V<br>other inputs at V <sub>CC</sub> or GND |   | —    | —                   | 500  | μA   |

LVC Link

### NOTES:

- Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.
- This applies in the disabled state only.

## BUS-HOLD CHARACTERISTICS

| Symbol                                 | Parameter <sup>(1)</sup>         | Test Conditions        |                            | Min. | Typ. <sup>(2)</sup> | Max. | Unit |
|--|----------------------------------|------------------------|----------------------------|------|---------------------|------|------|
| I <sub>BHH</sub><br>I <sub>BHL</sub>   | Bus-Hold Input Sustain Current   | V <sub>CC</sub> = 3.0V | V <sub>I</sub> = 2.0V      | -75  | —                   | —    | μA   |
|  |                                  |                        | V <sub>I</sub> = 0.8V      | 75   | —                   | —    |      |
| I <sub>BHH</sub><br>I <sub>BHL</sub>   | Bus-Hold Input Sustain Current   | V <sub>CC</sub> = 2.3V | V <sub>I</sub> = 1.7V      | —    | —                   | —    | μA   |
|  |                                  |                        | V <sub>I</sub> = 0.7V      | —    | —                   | —    |      |
| I <sub>BHHO</sub><br>I <sub>BHLO</sub> | Bus-Hold Input Overdrive Current | V <sub>CC</sub> = 3.6V | V <sub>I</sub> = 0 to 3.6V | —    | —                   | ±500 | μA   |

LVC Link

### NOTES:

- Pins with Bus-hold are identified in the pin description.
- Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.

## OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter           | Test Conditions <sup>(1)</sup> |               | Min.      | Max. | Unit |
|--------|---------------------|--------------------------------|---------------|-----------|------|------|
| VOH    | Output HIGH Voltage | VCC = 2.3V to 3.6V             | IOH = - 0.1mA | VCC - 0.2 | —    | V    |
|        |                     | VCC = 2.3V                     | IOH = - 6mA   | 2         | —    |      |
|        |                     | VCC = 2.3V                     | IOH = - 12mA  | 1.7       | —    |      |
|        |                     | VCC = 2.7V                     |               | 2.2       | —    |      |
|        |                     | VCC = 3.0V                     |               | 2.4       | —    |      |
|        |                     | VCC = 3.0V                     | IOH = - 24mA  | 2.2       | —    |      |
| VOL    | Output LOW Voltage  | VCC = 2.3V to 3.6V             | IOL = 0.1mA   | —         | 0.2  | V    |
|        |                     | VCC = 2.3V                     | IOL = 6mA     | —         | 0.4  |      |
|        |                     |                                | IOL = 12mA    | —         | 0.7  |      |
|        |                     | VCC = 2.7V                     | IOL = 12mA    | —         | 0.4  |      |
|        |                     | VCC = 3.0V                     | IOL = 24mA    | —         | 0.55 |      |

LVC Link

### NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = - 40°C to +85°C.

## OPERATING CHARACTERISTICS, TA = 25°C

| Symbol | Parameter                                      | Test Conditions     | VCC = 2.5V ± 0.2V | VCC = 3.3V ± 0.3V | Unit |
|--------|--|---------------------|-------------------|-------------------|------|
|        |  |                     | Typical           | Typical           |      |
| CPD    | Power Dissipation Capacitance Outputs enabled  | CL = 0pF, f = 10Mhz | —                 | —                 | pF   |
| CPD    | Power Dissipation Capacitance Outputs disabled |                     | —                 | —                 | pF   |

## SWITCHING CHARACTERISTICS (1)

| Symbol | Parameter  | VCC = 2.5V ± 0.2V |      | VCC = 2.7V |      | VCC = 3.3V ± 0.3V |      | Unit |
|--------|--|-------------------|------|------------|------|-------------------|------|------|
|        |  | Min.              | Max. | Min.       | Max. | Min.              | Max. |      |
| tPLH   | Propagation Delay                                  | —                 | —    | 2          | 6    | 2                 | 5.2  | ns   |
| tPHL   | CLK to Qx  |                   |      |            |      |                   |      |      |
| tPZH   | Output Enable Time                                 | —                 | —    | 1.5        | 7    | 1.5               | 6    | ns   |
| tPZL   | OE to Qx   |                   |      |            |      |                   |      |      |
| tPHZ   | Output Disable Time                                | —                 | —    | 1.5        | 5.3  | 1.5               | 5    | ns   |
| tPLZ   | OE to Qx   |                   |      |            |      |                   |      |      |
| tsu    | Set-up Time, data before CLK↑                      | —                 | —    | 3.6        | —    | 3.1               | —    | ns   |
| tsu    | Set-up Time, $\overline{\text{CLKEN}}$ before CLK↑ | —                 | —    | 3.1        | —    | 2.7               | —    | ns   |
| tH     | Hold Time, data after CLK                          | —                 | —    | 0          | —    | 0                 | —    | ns   |
| tH     | Hold Time, $\overline{\text{CLKEN}}$ after CLK     | —                 | —    | 0          | —    | 0                 | —    | ns   |
| tw     | Pulse Duration, CLK HIGH or LOW                    | —                 | —    | 3.3        | —    | 3.3               | —    | ns   |
| tsk(o) | Output Skew <sup>(2)</sup>                         | —                 | —    | —          | —    | —                 | 500  | ps   |

### NOTES:

1. See test circuits and waveforms. TA = - 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

| Symbol            | V <sub>CC</sub> (1) = 3.3V ± 0.3V | V <sub>CC</sub> (1) = 2.7V | V <sub>CC</sub> (2) = 2.5V ± 0.2V | Unit |
|-------------------|-----------------------------------|----------------------------|-----------------------------------|------|
| V <sub>LOAD</sub> | 6                                 | 6                          | 2 x V <sub>CC</sub>               | V    |
| V <sub>IH</sub>   | 2.7                               | 2.7                        | V <sub>CC</sub>                   | V    |
| V <sub>T</sub>    | 1.5                               | 1.5                        | V <sub>CC</sub> / 2               | V    |
| V <sub>LZ</sub>   | 300                               | 300                        | 150                               | mV   |
| V <sub>HZ</sub>   | 300                               | 300                        | 150                               | mV   |
| C <sub>L</sub>    | 50                                | 50                         | 30                                | pF   |

LVC Link

### TEST CIRCUITS FOR ALL OUTPUTS



LVC Link

#### DEFINITIONS:

C<sub>L</sub> = Load capacitance: includes jig and probe capacitance.  
R<sub>T</sub> = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2.5ns; t<sub>R</sub> ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2ns; t<sub>R</sub> ≤ 2ns.

### SWITCH POSITION

| Test                                    | Switch            |
|---|-------------------|
| Open Drain<br>Disable Low<br>Enable Low | V <sub>LOAD</sub> |
| Disable High<br>Enable High             | GND               |
| All Other tests                         | Open              |

LVC Link

### OUTPUT SKEW - t<sub>SK</sub>(x)




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

LVC Link

#### NOTES:


1. For t<sub>SK</sub>(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t<sub>SK</sub>(b) OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY



LVC Link

### ENABLE AND DISABLE TIMES




LVC Link

#### NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

### SET-UP, HOLD, AND RELEASE TIMES




LVC Link

### PULSE WIDTH



LVC Link

**ORDERING INFORMATION**



**CORPORATE HEADQUARTERS**  
 2975 Stender Way  
 Santa Clara, CA 95054

**for SALES:**  
 800-345-7015 or 408-727-6116  
 fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.