

3.3V CMOS 18-BIT REGISTERED TRANSCEIVER WITH 5 VOLT TOLERANT I/O AND BUS-HOLD

IDT74LVCH16501A

FEATURES:

- Typical tsk(0) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- $VCC = 3.3V \pm 0.3V$, Normal Range
- VCC = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVCH16501A:

- High Output Drivers: ±24mA
- Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems


DESCRIPTION

This 18-bit registered transceiver is built using advanced dual metal CMOS technology. This high-speed, low power 18-bit registered bus transceiver combines D-type latches and D-type flip-flops to allow data flow in transparent latched and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and $\overline{\text{OEBA}}$), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar but requires using $\overline{\text{OEBA}}$, LEBA and CLKBA. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The LVCH16501A has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The LVCH16501A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.


Functional Block Diagram



EXTENDED COMMERCIAL TEMPERATURE RANGE

MARCH 1999

PIN CONFIGURATION



SSOP/ TSSOP/ TVSOP TOP VIEW

PIN DESCRIPTION

Pin Names	Description
OEAB	A-to-B Output Enable Input
OEBA	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs ⁽¹⁾
Вх	B-to-A Data Inputs or A-to-B 3-State Outputs ⁽¹⁾

NOTE:

 These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
V _{TERM} (3)	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
Tstg	Storage Temperature	- 65 to +150	°C
Іоит	DC Output Current	- 50 to +50	mA
lıĸ	Continuous Clamp Current,	- 50	mA
Іок	VI < 0 or Vo < 0		
Icc	Continuous Current through	±100	mA
Iss	each Vcc or GND		LVC Link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	6.5	8	pF
CI/O	I/O Port Capacitance	VIN = 0V	6.5	8	pF

LVC Lin

NOTE:

1. As applicable to the device type.

FUNCTION TABLE (1, 2)

	Inp		Outputs	
OEAB	LEAB	CLKAB	Ах	Вх
L	Х	Х	Х	Z
Н	Н	Х	L	L
Н	Н	Х	Н	Н
Н	L	1	L	L
Н	L	1	Н	Н
Н	L	L	Х	B ⁽³⁾
Н	L	Н	Х	B ⁽⁴⁾

NOTES:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High Impedance
 - ↑ = LOW-to-HIGH Transition
- A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.
- Output level before the indicated steady-state input conditions were established.
- Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter		Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
ViH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
lin	Input Leakage Current	Vcc = 3.6V	VI = 0 to 5.5V	_	_	±5	μA
lıL		N 0 (N				10	
lozh	High Impedance Output Current	$V_{CC} = 3.6V$	$V_0 = 0 \text{ to } 5.5V$	_	_	±10	μA
lozl	(3-State Output pins)						
loff	Input/Output Power Off Leakage	Vcc = 0V, Vin or Vo ≤	$VCC = 0V$, $VIN \text{ or } VO \leq 5.5V$		_	±50	μA
Vik	Clamp Diode Voltage	VCC = 2.3V, IIN = - 18	mA	_	- 0.7	- 1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
Iccl	Quiescent Power Supply Current	Vcc = 3.6V	Vin = GND or Vcc	_	_	10	μΑ
Іссн							
Iccz			$3.6 \le VIN \le 5.5V^{(2)}$	_	_	10	
Δlcc	Quiescent Power Supply	One input at Vcc - 0.6	V	_	_	500	μA
	Current Variation	other inputs at Vcc or	GND				

NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3.0V	V _I = 2.0V	- 75	_	_	μA
IBHL			VI = 0.8V	75	_	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	_	_	_	μA
Iвнь			VI = 0.7V	_	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	± 500	μA
Івньо							
							LVC Link

NOTES

1. Pins with Bus-hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test	Conditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc - 0.2		V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	IOH = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	IOH = - 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		Vcc = 3.0V	IoL = 24mA	_	0.55	

NOTE:

OPERATING CHARACTERISTICS, V_{CC} = 3.3V \pm 0.3V, T_{A} = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per transceiver Outputs enabled	CL = 0pF, f = 10Mhz		pF
CPD	Power Dissipation Capacitance per transceiver Outputs disabled			pF

^{1.} VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to +85°C.

SWITCHING CHARACTERISTICS (1)

			Vcc :	= 2.7V	Vcc = 3.3V±0.3V		
Symbol		Parameter	Min.	Max.	Min.	Max.	Unit
tplH	Propagation Delay	у	1.5	5.2	1.5	4.6	ns
tphl	Ax to Bx or Bx to A	Ax					
tplH	Propagation Delay	у	1.5	6	1.5	5.3	ns
tphl	LEBA to Ax, LEAE	3 to Bx					
tplh	Propagation Delay	у	1.5	6	1.5	5.3	ns
tphl	CLKBA to Ax, CLI	KAB to Bx					
tpzH	Output Enable Tin	me	1.5	6	1.5	5.6	ns
tpzl	OEBA to Ax, OEA	AB to Bx					
tphz	Output Disable Tir	me	1.5	6.5	1.5	5.8	ns
tplz	OEBA to Ax, OEAB to Bx						
tsu	Set-up Time, HIGI	H or LOW	3	_	3	_	ns
	Ax to CLKAB, Bx	to CLKBA					
tн	Hold Time, HIGH	or LOW	0	_	0	_	ns
	Ax to CLKAB, Bx	to CLKBA					
tsu	Set-up Time	Clock	3	_	3	_	ns
	HIGH or LOW	LOW					
	Ax to LEAB,	Clock	2	_	2	_	ns
	Bx to LEBA	HIGH					
tн	Hold Time HIGH or LOW		1.5	_	1.5	_	ns
	Ax to LEAB, Bx to LEBA						
tw	LEAB or LEBA Pu	ılse Width HIGH	3	_	3	_	ns
tw	CLKAB or CLKBA	Pulse Width HIGH or LOW	3		3	_	ns
tsk(o)	Output Skew ⁽²⁾		_	_	_	500	ps

NOTES:


- 1. See test circuits and waveforms. $T_A = -40^{\circ}C$ to + 85°C.
- 2. Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

VLOAD VIH	6	6	2 x Vcc	V
ViH	0.7			v
	2.7	2.7	Vcc	٧
VT	1.5	1.5	Vcc/2	٧
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

LVC Link

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


NOTE:

- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tr \leq 2ns; tr \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain	Vload
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

OUTPUT SKEW - tsk (x)




tsk(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|


NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY




ENABLE AND DISABLE TIMES




NOTE:

 Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


SET-UP, HOLD, AND RELEASE TIMES



PULSE WIDTH



ORDERING INFORMATION





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116

fax: 408-492-8674 www.idt.com*