



**3.3V CMOS 9-BIT  
BUS-INTERFACE FLIP-FLOP  
WITH 3-STATE OUTPUTS  
AND 5 VOLT TOLERANT I/O**

IDT74LVC823A

## **FEATURES:**

- 0.5 MICRON CMOS Technology
  - ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
  - 1.27mm pitch SOIC, 0.65mm pitch SSOP,  
0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
  - Extended commercial range of  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$
  - $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ , Normal Range
  - $V_{CC} = 2.3\text{V}$  to  $3.6\text{V}$ , Extended Range
  - CMOS power levels ( $0.4\mu\text{W}$  typ. static)
  - Rail-to-Rail output swing for increased noise margin
  - All inputs, outputs and I/O are 5 Volt tolerant
  - Supports hot insertion

## Drive Features for LVC823A:

- High Output Drivers:  $\pm 24\text{mA}$
  - Reduced system switching noise

## **APPLICATIONS:**

- 5V and 3.3V mixed voltage systems
  - Data communication and telecommunication systems

## **DESCRIPTION:**

The LVC823A 9-bit bus-interface flip-flop is built using advanced dual metal CMOS technology. The LVC823A device is designed specifically for driving highly capacitive or relatively low-impedance loads. The device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

With the clock-enable (`CLKEN`) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking `CLKEN` high disables the clock buffer, latching the outputs. This device has noninverting data (`D`) inputs. Taking the clear (`CLR`) input low causes the nine `Q` outputs to go low, independently of the clock.


A buffered output-enable ( $\text{OE}$ ) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state.  $\text{OE}$  does not affect internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The LVC823A has been designed with a  $\pm 24\text{mA}$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

To ensure the high-impedance state during power up or power down,  $\text{OE}$  should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.


## **FUNCTIONAL BLOCK DIAGRAM**



## **EXTENDED COMMERCIAL TEMPERATURE RANGE**

**APRIL 1999**

## PIN CONFIGURATION



SOIC/ SSOP/ QSOP/ TSSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
TSTG	Storage Temperature	- 65 to +150	°C
IOUT	DC Output Current	- 50 to +50	mA
IIK	Continuous Clamp Current, VI < 0 or VO < 0	- 50	mA
Icc	Continuous Current through each Vcc or GND	±100	mA
Iss			

8LVC

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0\text{V}$	4.5	6	pF
COUT	Output Capacitance	$V_{OUT} = 0\text{V}$	5.5	8	pF
C <sub>I/O</sub>	I/O Port Capacitance	$V_{IN} = 0\text{V}$	6.5	8	pF

8LVC Link

### NOTE:

- As applicable to the device type.

## PIN DESCRIPTION

Pin Names	Description
CE	Output-enable Input (Active LOW)
CLK	Clock Input
CLKEN	Clock-enable Input (Active LOW)
CLR	Clear Input (Active LOW)
xD	Data Inputs
xQ	Data Outputs

## FUNCTION TABLE (each flip-flop)<sup>(1)</sup>

Inputs					Outputs	
OE	CLR	CLKEN	CLK	xD	xQ	
L	L	X	X	X	L	
L	H	L	↑	H	H	
L	H	L	↑	L	L	
L	H	H	X	X	$Q_0$	
H	X	X	X	X	Z	

### NOTE:

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance  
↑ = LOW-to-HIGH Transition  
 $Q_0$  = Level of Q before the indicated steady-state input conditions were established.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C To +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub> I <sub>IL</sub>	Input Leakage Current	VCC = 3.6V	V <sub>I</sub> = 0 to 5.5V	—	—	±5	µA
I <sub>OZH</sub> I <sub>OZL</sub>	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	V <sub>O</sub> = 0 to 5.5V	—	—	±10	µA
I <sub>OFF</sub>	Input/Output Power Off Leakage	VCC = 0V, V <sub>IN</sub> or V <sub>O</sub> ≤ 5.5V		—	—	±50	µA
V <sub>IK</sub>	Clamp Diode Voltage	VCC = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	VCC = 3.6V	V <sub>IN</sub> = GND or VCC	—	—	10	µA
			3.6 ≤ V <sub>IN</sub> ≤ 5.5V <sup>(2)</sup>	—	—	10	
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at V <sub>CC</sub> - 0.6V, other inputs at V <sub>CC</sub> or GND		—	—	500	µA

8LVC Link

**NOTES:**

1. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I <sub>OH</sub> = -0.1mA	V <sub>CC</sub> - 0.2	—	V
		VCC = 2.3V	I <sub>OH</sub> = -6mA	2	—	
		VCC = 2.3V	I <sub>OH</sub> = -12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3.0V		2.4	—	
		VCC = 3.0V	I <sub>OH</sub> = -24mA	2.2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		VCC = 2.3V	I <sub>OL</sub> = 6mA	—	0.4	
			I <sub>OL</sub> = 12mA	—	0.7	
		VCC = 2.7V	I <sub>OL</sub> = 12mA	—	0.4	
		VCC = 3.0V	I <sub>OL</sub> = 24mA	—	0.55	

8LVC Link

**NOTE:**

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range. TA = -40°C to +85°C.

## OPERATING CHARACTERISTICS, $T_A = 25^\circ\text{C}$

Symbol	Parameter	Test Conditions	$V_{CC} = 2.5\text{V}\pm 0.2\text{V}$	$V_{CC} = 3.3\text{V}\pm 0.3\text{V}$	Unit
			Typical	Typical	
CPD	Power dissipation capacitance per flip-flop outputs enabled	$C_L = 0\text{pF}, f = 10\text{MHz}$	—	59	pF
CPD	Power dissipation capacitance per flip-flop outputs disabled		—	46	pF

## SWITCHING CHARACTERISTICS <sup>(1)</sup>

Symbol	Parameter	$V_{CC} = 2.5\text{V}\pm 0.2\text{V}$		$V_{CC} = 2.7\text{V}$		$V_{CC} = 3.3\text{V}\pm 0.3\text{V}$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>MAX</sub>		—	—	150	—	150	—	MHz
t <sub>PLH</sub>	Propagation Delay CLK to xQ	—	—	—	8.9	1.4	8	ns
t <sub>PHL</sub>	Propagation Delay CLR to xQ	—	—	—	8.8	2.5	7.9	ns
t <sub>PZH</sub>	Output Enable Time CE to xQ	—	—	—	8.3	1.6	7.2	ns
t <sub>PZL</sub>	Output Disable Time CE to xQ	—	—	—	7.1	1.1	6	ns
t <sub>W</sub>	Pulse Duration, CLR LOW	—	—	3.3	—	3.3	—	ns
	Pulse Duration, CLK HIGH or LOW	—	—	3.3	—	3.3	—	
t <sub>SU</sub>	Setup Time, CLR inactive before CLK↑	—	—	1	—	1	—	ns
	Setup Time, data before CLK↑	—	—	1.3	—	1.3	—	
	Setup Time, CLKEN LOW before CLK↑	—	—	1.8	—	1.8	—	
t <sub>H</sub>	Hold Time, data after CLK↑	—	—	2	—	2	—	ns
	Hold Time, CLKEN LOW after CLK↑	—	—	1.3	—	1.3	—	
t <sub>SK(0)</sub>	Output Skew <sup>(2)</sup>	—	—	—	—	—	1	ns

### NOTES:

- See test circuits and waveforms.  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .
- Skew between any two outputs of the same package and switching in the same direction.


## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

Symbol	$V_{CC(1)} = 3.3V \pm 0.3V$	$V_{CC(1)} = 2.7V$	$V_{CC(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC}/2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF

8LVC Link

### TEST CIRCUITS FOR ALL OUTPUTS



#### DEFINITIONS:

$CL$  = Load capacitance: includes jig and probe capacitance.  
 $RT$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$ .
2. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ;  $t_f \leq 2\text{ns}$ ;  $t_r \leq 2\text{ns}$ .

### SWITCH POSITION

Test	Switch
Open Drain	$V_{LOAD}$
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

8LVC Link

### OUTPUT SKEW - $t_{SK}(x)$




$$tsk(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$


#### NOTES:

1. For  $tsk(o)$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $tsk(b)$  OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY




### ENABLE AND DISABLE TIMES




#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

### SET-UP, HOLD, AND RELEASE TIMES



### PULSE WIDTH



## ORDERING INFORMATION

IDT	XX	LVC	X	XXXX	XX	
Temp. Range		Bus-Hold		Device Type	Package	
					SO	Small Outline IC (gull wing) (SO24-2)
					PY	Shrink Small Outline Package (SO24-7)
					Q	Quarter Size Small Outline Package (SO24-8)
					PG	Thin Shrink Small Outline Package (SO24-9)
				823A		9-Bit Bus-Interface Flip-Flop with 3-State Outputs, ±24mA
					Blank	No Bus-hold
				74		-40°C to +85°C



### CORPORATE HEADQUARTERS

2975 Stender Way  
Santa Clara, CA 95054

### for SALES:

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com\\*](http://www.idt.com)

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.