

# 3.3V CMOS 10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

### FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;
  > 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.65mm pitch SSOP, 0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of 40°C to +85°C
- VCC = 3.3V ±0.3V, Normal Range
- VCC = 2.3V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

### Drive Features for LVC821A:

- High Output Drivers: ±24mA
- Reduced system switching noise

# **APPLICATIONS:**

5V and 3.3V mixed voltage systems

Data communication and telecommunication systems

# **DESCRIPTION:**

The LVC821A 10-bit bus-interface flip-flop is built using advanced dual metal CMOS technology. The LVC821A device features 3-state outputs designed specifically for driving highly capacitive or relatively low-imped-

# FUNCTIONAL BLOCK DIAGRAM

ance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.


The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable  $(\bigcirc E)$  input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.  $\bigcirc E$ does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the highimpedance state.

The LVC821A has been designed with a  $\pm$ 24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

To ensure the high-impedance state during power up or power down,  $\bigcirc E$  should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.



TO NINE OTHER CHANNELS

### EXTENDED COMMERCIAL TEMPERATURE RANGE

### **PIN CONFIGURATION**



SOIC/ SSOP/ QSOP/ TSSOP TOP VIEW

# **ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Description	Max.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND - 0.5 to +6.5		V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	– 0.5 to +6.5	٧
Tstg	Storage Temperature - 65 to +150		°C
Ιουτ	DC Output Current	– 50 to +50	mA
Ік	Continuous Clamp Current,	- 50	mA
Іок	$V_{I} < 0 \text{ or } V_{O} < 0$		
Icc	Continuous Current through	±100	mA
lss	each Vcc or GND		
			8LVC

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. All terminals except Vcc.

### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

CINInput CapacitanceVIN = 0V4.56COUTOutput CapacitanceVOUT = 0V5.58CI/OI/O PortVIN = 0V6.58	Symbol	Unit
CapacitanceVIN = 0V6.58	SIN	pF
	COUT	pF
Capacitance	CI/O	pF

NOTE:

1. As applicable to the device type.

### **PIN DESCRIPTION**

Pin Names	Description
Œ	Output-enable Input (Active LOW)
CLK	Clock Input
xD	Data Inputs
xQ	Data Outputs

# FUNCTION TABLE (each flip-flop) (1)

	Inputs		Outputs
ŌĒ	CLK	хD	xQ
L	$\uparrow$	Н	Н
L	$\uparrow$	L	L
L	H or L	Х	Q <sub>0</sub>
Н	Х	Х	Z

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

- X = Don't Care
- Z = High-Impedance

 $\uparrow$  = LOW-to-HIGH Transition

 $Q_0$  = Level of Q before the indicated steady-state input conditions were established.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Condition: TA =  $-40^{\circ}$ C To  $+85^{\circ}$ C

Symbol	Parameter	1	Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	_	۷
		Vcc = 2.7V to 3.6V		2	—	_	1
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	—	0.8	
lih lil	Input Leakage Current	VCC = 3.6V	VI = 0 to 5.5V	-	—	±5	μA
Іоzн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μA
lozl	(3-State Output pins)						
IOFF	Input/Output Power Off Leakage	$V_{CC} = 0V$ , $V_{IN}$ or $V_O \le 5.5V$		_	—	±50	μA
νικ	Clamp Diode Voltage	Vcc = 2.3V, IIN = - 18mA		_	- 0.7	- 1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
Iccl Iccн	Quiescent Power Supply Current	Vcc = 3.6V	VIN = GND or Vcc	-	—	10	μA
lccz			$3.6 \le VIN \le 5.5V^{(2)}$	_	—	10	1
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		-	—	500	

#### NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

# **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Co	Test Conditions <sup>(1)</sup>		Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Iон = - 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	IOH = - 6mA	2	_	
		Vcc = 2.3V	Iон = – 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	Іон = - 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	Iol = 6mA	_	0.4	
			Iol = 12mA	_	0.7	
		Vcc = 2.7V	Iol = 12mA	_	0.4	
		Vcc = 3.0V	Iol = 24mA	_	0.55	
	•	•	•	•		8LVC Link

#### NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to +85°C.

# OPERATING CHARACTERISTICS, $T_A = 25^{\circ}C$

			Vcc = 2.5V±0.2V	Vcc = 3.3V±0.3V	Unit
Symbol	Parameter	Test Conditions	Typical	Typical	
Cpd	Power Dissipation Capacitance per flip-flop Outputs enabled	CL = 0pf, f = 10Mhz	—	65	pF
Cpd	Power Dissipation Capacitance per flip-flop Outputs disabled		—	48	pF

# SWITCHING CHARACTERISTICS (1)

		Vcc = 2.	.5V±0.2V	Vcc :	= 2.7V	Vcc = 3.	3V±0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fmax		—	-	150	_	150	-	MHz
tplh tphl	Propagation Delay CLK to xQ	—	—	—	8.5	2.2	7.3	ns
tPZH tPZL	Output Enable Time Œ or xQ	—	—	—	8.8	1.3	7.6	ns
tphz tplz	Output Disable Time Œ or xQ	_	-	-	6.8	1.6	6.2	ns
tw	Pulse Duration, CLK HIGH or LOW	-	_	3.3	_	3.3	_	ns
tsu	Setup Time, Data before CLK	-	-	1.9	-	1.9	_	ns
tн	Hold Time, Data after CLK	-	-	1.5	-	1.5	_	ns
tsk(0)	Output Skew <sup>(2)</sup>	—	—	—	—	—	1	ns

#### NOTES:

1. See test circuits and waveforms. TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C.

2. Skew between any two outputs of the same package and switching in the same direction.


#### IDT74LVC821A 3.3V CMOS 10-BIT BUS-INTERFACE FLIP-FLOP

# **TEST CIRCUITS AND WAVEFORMS**

### **TEST CONDITIONS**

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
VLOAD	6	6	2 x Vcc	٧
Vih	2.7	2.7	Vcc	۷
VT	1.5	1.5	Vcc/2	۷
Vlz	300	300	150	mV
Vhz	300	300	150	mV
Cl	50	50	30	pF VC Link

# **TEST CIRCUITS FOR ALL OUTPUTS**



#### **DEFINITIONS:**

- CL= Load capacitance: includes jig and probe capacitance.
- RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


#### NOTES:

- 1. Pulse Generator for All Pulses: Rate  $\leq$  10MHz: tF  $\leq$  2.5ns: tR  $\leq$  2.5ns.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.

# **SWITCH POSITION**

Switch
Vload
GND
Open

# **OUTPUT SKEW - tsk (x)**




tSK(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

NOTES:


1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.






## **ENABLE AND DISABLE TIMES**




#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

# SET-UP, HOLD, AND RELEASE TIMES




# **PULSEWIDTH**



LVC Link

### **ORDERING INFORMATION**





*CORPORATE HEADQUARTERS* 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo is a registered trademark of Integrated Device Technology, Inc.