



3.3V CMOS 10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

IDT74LVC821A

FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.65mm pitch SSOP,
0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of - 40°C to +85°C
- V_{CC} = 3.3V ± 0.3V, Normal Range
- V_{CC} = 2.3V to 3.6V, Extended Range
- CMOS power levels (0.4μW typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVC821A:

- High Output Drivers: ±24mA
- Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

DESCRIPTION:

The LVC821A 10-bit bus-interface flip-flop is built using advanced dual metal CMOS technology. The LVC821A device features 3-state outputs designed specifically for driving highly capacitive or relatively low-imped-

ance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.


A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. \overline{OE} does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The LVC821A has been designed with a ±24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



SOIC/ SSOP/ QSOP/ TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

| Symbol | Description | Max. | Unit |
|------------------------------------|---|---------------|------|
| V _{TERM} ⁽²⁾ | Terminal Voltage with Respect to GND | – 0.5 to +6.5 | V |
| V _{TERM} ⁽³⁾ | Terminal Voltage with Respect to GND | – 0.5 to +6.5 | V |
| T _{STG} | Storage Temperature | – 65 to +150 | °C |
| I _{OUT} | DC Output Current | – 50 to +50 | mA |
| I _{IK} I _{OK} | Continuous Clamp Current, V _I < 0 or V _O < 0 | – 50 | mA |
| I _{CC} I _{SS} | Continuous Current through each V _{CC} or GND | ±100 | mA |

8LVC

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC}.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 4.5 | 6 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 5.5 | 8 | pF |
| C _{I/O} | I/O Port Capacitance | V _{IN} = 0V | 6.5 | 8 | pF |

8LVC Link

NOTE:

- As applicable to the device type.

PIN DESCRIPTION

| Pin Names | Description |
|-----------|----------------------------------|
| OE | Output-enable Input (Active LOW) |
| CLK | Clock Input |
| xD | Data Inputs |
| xQ | Data Outputs |

FUNCTION TABLE (each flip-flop) ⁽¹⁾

| Inputs | | | Outputs |
|--------|--------|----|----------------|
| OE | CLK | xD | xQ |
| L | ↑ | H | H |
| L | ↑ | L | L |
| L | H or L | X | Q ₀ |
| H | X | X | Z |

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↑ = LOW-to-HIGH Transition
Q₀ = Level of Q before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = -40^{\circ}\text{C}$ To $+85^{\circ}\text{C}$

| Symbol | Parameter | Test Conditions | | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|-------------------------------------|--|--|--|------|---------------------|----------|---------------|
| V_{IH} | Input HIGH Voltage Level | $V_{CC} = 2.3\text{V to } 2.7\text{V}$ | | 1.7 | — | — | V |
| | | $V_{CC} = 2.7\text{V to } 3.6\text{V}$ | | 2 | — | — | |
| V_{IL} | Input LOW Voltage Level | $V_{CC} = 2.3\text{V to } 2.7\text{V}$ | | — | — | 0.7 | V |
| | | $V_{CC} = 2.7\text{V to } 3.6\text{V}$ | | — | — | 0.8 | |
| I_{IH} I_{IL} | Input Leakage Current | $V_{CC} = 3.6\text{V}$ | $V_I = 0 \text{ to } 5.5\text{V}$ | — | — | ± 5 | μA |
| I_{OZH} I_{OZL} | High Impedance Output Current (3-State Output pins) | $V_{CC} = 3.6\text{V}$ | $V_O = 0 \text{ to } 5.5\text{V}$ | — | — | ± 10 | μA |
| I_{OFF} | Input/Output Power Off Leakage | $V_{CC} = 0\text{V}$, V_{IN} or $V_O \leq 5.5\text{V}$ | | — | — | ± 50 | μA |
| V_{IK} | Clamp Diode Voltage | $V_{CC} = 2.3\text{V}$, $I_{IN} = -18\text{mA}$ | | — | -0.7 | -1.2 | V |
| V_H | Input Hysteresis | $V_{CC} = 3.3\text{V}$ | | — | 100 | — | mV |
| I_{CCL} I_{CCH} I_{CCZ} | Quiescent Power Supply Current | $V_{CC} = 3.6\text{V}$ | $V_{IN} = \text{GND or } V_{CC}$ | — | — | 10 | μA |
| | | | $3.6 \leq V_{IN} \leq 5.5\text{V}^{(2)}$ | — | — | 10 | |
| ΔI_{CC} | Quiescent Power Supply Current Variation | One input at $V_{CC} - 0.6\text{V}$, other inputs at V_{CC} or GND | | — | — | 500 | μA |

8LVC Link

NOTES:

- Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.
- This applies in the disabled state only.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Max. | Unit |
|----------|---------------------|--|--------------------------|----------------|------|------|
| V_{OH} | Output HIGH Voltage | $V_{CC} = 2.3\text{V to } 3.6\text{V}$ | $I_{OH} = -0.1\text{mA}$ | $V_{CC} - 0.2$ | — | V |
| | | $V_{CC} = 2.3\text{V}$ | $I_{OH} = -6\text{mA}$ | 2 | — | |
| | | $V_{CC} = 2.3\text{V}$ | $I_{OH} = -12\text{mA}$ | 1.7 | — | |
| | | $V_{CC} = 2.7\text{V}$ | | 2.2 | — | |
| | | $V_{CC} = 3.0\text{V}$ | | 2.4 | — | |
| | | $V_{CC} = 3.0\text{V}$ | $I_{OH} = -24\text{mA}$ | 2.2 | — | |
| V_{OL} | Output LOW Voltage | $V_{CC} = 2.3\text{V to } 3.6\text{V}$ | $I_{OL} = 0.1\text{mA}$ | — | 0.2 | V |
| | | $V_{CC} = 2.3\text{V}$ | $I_{OL} = 6\text{mA}$ | — | 0.4 | |
| | | | $I_{OL} = 12\text{mA}$ | — | 0.7 | |
| | | $V_{CC} = 2.7\text{V}$ | $I_{OL} = 12\text{mA}$ | — | 0.4 | |
| | | $V_{CC} = 3.0\text{V}$ | $I_{OL} = 24\text{mA}$ | — | 0.55 | |

8LVC Link

NOTE:

- V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$.

OPERATING CHARACTERISTICS, $T_A = 25^\circ\text{C}$

| Symbol | Parameter | Test Conditions | $V_{CC} = 2.5V \pm 0.2V$ | $V_{CC} = 3.3V \pm 0.3V$ | Unit |
|--------|--|---|--------------------------|--------------------------|------|
| | | | Typical | Typical | |
| CPD | Power Dissipation Capacitance per flip-flop Outputs enabled | $C_L = 0\text{pF}$, $f = 10\text{MHz}$ | — | 65 | pF |
| CPD | Power Dissipation Capacitance per flip-flop Outputs disabled | | — | 48 | pF |

SWITCHING CHARACTERISTICS ⁽¹⁾

| Symbol | Parameter | $V_{CC} = 2.5V \pm 0.2V$ | | $V_{CC} = 2.7V$ | | $V_{CC} = 3.3V \pm 0.3V$ | | Unit |
|------------------------|---------------------------------|--------------------------|------|-----------------|------|--------------------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| f_{MAX} | | — | — | 150 | — | 150 | — | MHz |
| t_{PLH} t_{PHL} | Propagation Delay CLK to xQ | — | — | — | 8.5 | 2.2 | 7.3 | ns |
| t_{PZH} t_{PZL} | Output Enable Time CE or xQ | — | — | — | 8.8 | 1.3 | 7.6 | ns |
| t_{PHZ} t_{PLZ} | Output Disable Time CE or xQ | — | — | — | 6.8 | 1.6 | 6.2 | ns |
| t_w | Pulse Duration, CLK HIGH or LOW | — | — | 3.3 | — | 3.3 | — | ns |
| t_{SU} | Setup Time, Data before CLK | — | — | 1.9 | — | 1.9 | — | ns |
| t_H | Hold Time, Data after CLK | — | — | 1.5 | — | 1.5 | — | ns |
| $t_{SK(0)}$ | Output Skew ⁽²⁾ | — | — | — | — | — | 1 | ns |

NOTES:

- See test circuits and waveforms. $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.
- Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

| Symbol | V _{CC} (1) = 3.3V ± 0.3V | V _{CC} (1) = 2.7V | V _{CC} (2) = 2.5V ± 0.2V | Unit |
|-------------------|-----------------------------------|----------------------------|-----------------------------------|------|
| V _{LOAD} | 6 | 6 | 2 x V _{CC} | V |
| V _{IH} | 2.7 | 2.7 | V _{CC} | V |
| V _T | 1.5 | 1.5 | V _{CC} / 2 | V |
| V _{LZ} | 300 | 300 | 150 | mV |
| V _{HZ} | 300 | 300 | 150 | mV |
| C _L | 50 | 50 | 30 | pF |

BLVC Link

TEST CIRCUITS FOR ALL OUTPUTS



LVC Link

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2ns; t_R ≤ 2ns.

SWITCH POSITION

| Test | Switch |
|-----------------|-------------------|
| Open Drain | V _{LOAD} |
| Disable Low | |
| Enable Low | |
| Disable High | GND |
| Enable High | |
| All Other tests | Open |

BLVC Link

OUTPUT SKEW - t_{SK}(x)




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

LVC Link

NOTES:


1. For t_{SK}(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t_{SK}(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



LVC Link

ENABLE AND DISABLE TIMES




LVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES



LVC Link

PULSE WIDTH



LVC Link

ORDERING INFORMATION

| IDT | XX | LVC | X | XXXX | XX | |
|-------------|----|-----|----------|-------------|---------|--|
| Temp. Range | | | Bus-Hold | Device Type | Package | |
| | | | | | SO | Small Outline IC (gull wing) (SO24-2) |
| | | | | | PY | Shrink Small Outline Package (SO24-7) |
| | | | | | Q | Quarter Size Small Outline Package (SO24-8) |
| | | | | | PG | Thin Shrink Small Outline Package (SO24-9) |
| | | | | 821A | | 10-Bit Bus-Interface Flip-Flop with 3-State Outputs, $\pm 24\text{mA}$ |
| | | | Blank | | | No Bus-hold |
| | | | | 74 | | -40°C to $+85^{\circ}\text{C}$ |



CORPORATE HEADQUARTERS

2975 Stender Way
 Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
 fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.