3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

IDT74LVC244A

FEATURES:

– 0.5 MICRON CMOS Technology
– ESD > 2000V per MIL-STD-883, Method 3015;
  > 200V using machine model (C = 200pF, R = 0)
– 1.27mm pitch SOIC, 0.65mm pitch SSOP,
  0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
– Extended commercial range of – 40°C to +85°C
– V_{CC} = 3.3V ±0.3V, Normal Range
– V_{CC} = 2.3V to 3.6V, Extended Range
– CMOS power levels (0.4µW typ. static)
– Rail-to-Rail output swing for increased noise margin
– All inputs, outputs and I/O are 5 Volt tolerant
– Supports hot insertion

Drive Features for LVC244A:
– High Output Drivers: ±24mA
– Reduced system switching noise

APPLICATIONS:

• 5V and 3.3V mixed voltage systems
• Data communication and telecommunication systems

DESCRIPTION:

The LVC244A device is organized as two 4-bit line drivers with separate output-enable ($\overline{OE}$) inputs. When $\overline{OE}$ is low, the device passes data from the A inputs to the Y outputs. When $\overline{OE}$ is high, the outputs are in the high-impedance state.

The LVC244A has been designed with a ±24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

To ensure the high-impedance state during power up or power down, $\overline{OE}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.

FUNCTIONAL BLOCK DIAGRAM

DSC-4614/-

PIN CONFIGURATION

$1\overline{OE}$	1	20	V_{CC}
$1A_1$	2	19	$2\overline{OE}$
$2Y_4$	3	18	$1Y_1$
$1A_2$	4	17	$2A_4$
$2Y_3$	5	16	$1Y_2$
$1A_3$	6	15	$2A_3$
$2Y_2$	7	14	$1Y_3$
$1A_4$	8	13	$2A_2$
$2Y_1$	9	12	$1Y_4$
GND	10	11	$2A_1$

SO20-2
SO20-7
SO20-8
SO20-9

SOIC/ SSOP/ QSOP/ TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS [1]

Symbol	Description	Max.	Unit
V_{TERM}[2]	Terminal Voltage with Respect to GND	– 0.5 to +6.5	V
V_{TERM}[3]	Terminal Voltage with Respect to GND	– 0.5 to +6.5	V
T_{STG}	Storage Temperature	– 65 to +150	°C
I_{OUT}	DC Output Current	– 50 to +50	mA
I_{IK} I_{OK}	Continuous Clamp Current, $V_I < 0$ or $V_O < 0$	– 50	mA
I_{CC} I_{SS}	Continuous Current through each V_{CC} or GND	±100	mA

8LVC

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{CC} terminals.
3. All terminals except V_{CC}.

CAPACITANCE $(T_A = +25°C, f = 1.0MHz)$

Symbol	Parameter[1]	Conditions	Typ.	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	4.5	6	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	5.5	8	pF
$C_{I/O}$	I/O Port Capacitance	$V_{IN} = 0V$	6.5	8	pF

8LVC Link

NOTE:
1. As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
$x\overline{OE}$	Output-enable Inputs (Active LOW)
xAx	Data Inputs
xYx	3-State Outputs

FUNCTION TABLE (each buffer) [1]

Inputs		Outputs
$x\overline{OE}$	xAx	xYx
L	H	H
L	L	L
H	X	Z

NOTE:
1. H = HIGH Voltage Level
   L = LOW Voltage Level
   X = Don't Care
   Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Operating Condition: T_A = – 40°C To +85°C

Symbol	Parameter	Test Conditions		Min.	Typ.[1]	Max.	Unit
V_{IH}	Input HIGH Voltage Level	V_{CC} = 2.3V to 2.7V		1.7	—	—	V
		V_{CC} = 2.7V to 3.6V		2	—	—	
V_{IL}	Input LOW Voltage Level	V_{CC} = 2.3V to 2.7V		—	—	0.7	V
		V_{CC} = 2.7V to 3.6V		—	—	0.8	
I_{IH} I_{IL}	Input Leakage Current	V_{CC} = 3.6V	V_I = 0 to 5.5V	—	—	±5	µA
I_{OZH} I_{OZL}	High Impedance Output Current (3-State Output pins)	V_{CC} = 3.6V	V_O = 0 to 5.5V	—	—	±10	µA
I_{OFF}	Input/Output Power Off Leakage	V_{CC} = 0V, V_{IN} or V_O ≤ 5.5V		—	—	±50	µA
V_{IK}	Clamp Diode Voltage	V_{CC} = 2.3V, I_{IN} = – 18mA		—	– 0.7	– 1.2	V
V_H	Input Hysteresis	V_{CC} = 3.3V		—	100	—	mV
I_{CCL} I_{CCH}	Quiescent Power Supply Current	V_{CC} = 3.6V	V_{IN} = GND or V_{CC}	—	—	10	µA
I_{CCZ}			3.6 ≤ V_{IN} ≤ 5.5V[2]	—	—	10	
ΔI_{CC}	Quiescent Power Supply Current Variation	One input at V_{CC} - 0.6V, other inputs at V_{CC} or GND		—	—	500	µA

8LVC Link

NOTES:
1. Typical values are at V_{CC} = 3.3V, +25°C ambient.
2. This applies in the disabled state only.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions[1]		Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	V_{CC} = 2.3V to 3.6V	I_{OH} = – 0.1mA	V_{CC} – 0.2	—	V
		V_{CC} = 2.3V	I_{OH} = – 6mA	2	—	
		V_{CC} = 2.3V	I_{OH} = – 12mA	1.7	—	
		V_{CC} = 2.7V		2.2	—	
		V_{CC} = 3.0V		2.4	—	
		V_{CC} = 3.0V	I_{OH} = – 24mA	2.2	—	
V_{OL}	Output LOW Voltage	V_{CC} = 2.3V to 3.6V	I_{OL} = 0.1mA	—	0.2	V
		V_{CC} = 2.3V	I_{OL} = 6mA	—	0.4	
			I_{OL} = 12mA	—	0.7	
		V_{CC} = 2.7V	I_{OL} = 12mA	—	0.4	
		V_{CC} = 3.0V	I_{OL} = 24mA	—	0.55	

8LVC Link

NOTE:
1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = – 40°C to +85°C.

OPERATING CHARACTERISTICS, T_A = 25°C

Symbol	Parameter	Test Conditions	Vcc = 2.5V±0.2V Typical	Vcc = 3.3V±0.3V Typical	Unit
C_{PD}	Power Dissipation Capacitance per buffer/driver Outputs enabled	C_L = 0pF, f = 10Mhz	—	44	pF
C_{PD}	Power Dissipation Capacitance per buffer/driver Outputs disabled		—	2	pF

SWITCHING CHARACTERISTICS [1]

Symbol	Parameter	Vcc = 2.5V±0.2V Min.	Vcc = 2.5V±0.2V Max.	Vcc = 2.7V Min.	Vcc = 2.7V Max.	Vcc = 3.3V±0.3V Min.	Vcc = 3.3V±0.3V Max.	Unit
t_{PLH} t_{PHL}	Propagation Delay xAx to xYx	—	—	—	6.9	1.5	5.9	ns
t_{PZH} t_{PZL}	Output Enable Time x$\overline{OE}$ to xYx	—	—	—	8.6	1.5	7.6	ns
t_{PHZ} t_{PLZ}	Output Disable Time x$\overline{OE}$ to xYx	—	—	—	6.8	1.5	6.5	ns
$t_{SK(o)}$	Output Skew[2]	—	—	—	—	—	500	ps

NOTES:
1. See test circuits and waveforms. T_A = − 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	V_{CC}[1]= 3.3V ±0.3V	V_{CC}[1] = 2.7V	V_{CC}[2]= 2.5V ±0.2V	Unit
V_{LOAD}	6	6	2 x V_{CC}	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	V_{CC} / 2	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF

8LVC Link

TEST CIRCUITS FOR ALL OUTPUTS

LVC Link

DEFINITIONS:
C_L= Load capacitance: includes jig and probe capacitance.
R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse
Generator.

NOTES:
1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2ns; t_R ≤ 2ns.

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	V_{LOAD}
Disable High Enable High	GND
All Other tests	Open

8LVC Link

OUTPUT SKEW - tsk (x)

$$t_{SK}(x) = \left| t_{PLH2} - t_{PLH1} \right| \text{ or } \left| t_{PHL2} - t_{PHL1} \right|$$

LVC Link

NOTES:
1. For $t_{SK}(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $t_{SK}(b)$ OUTPUT1 and OUTPUT2 are in the same bank.

## PROPAGATION DELAY

LVC Link

ENABLE AND DISABLE TIMES

LVC Link

NOTE:
1. Diagram shown for input Control Enable-LOW and input Control
Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES

LVC Link

PULSE WIDTH

LVC Link

ORDERING INFORMATION

IDT_____XX_____ LVC ___X___ ___XXXX___ __XX___
   Temp. Range   Bus-Hold Device Type Package

SO	Small Outline IC (gull wing) (SO20-2)
PY	Shrink Small Outline Package (SO20-7)
Q	Quarter Size Small Outline Package (SO20-8)
PG	Thin Shrink Small Outline Package (SO20-9)

244A	Octal Buffer/Driver with 3-State Outputs, ±24mA

Blank	No Bus-hold

74	−40°C to +85°C