3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

IDT74LVC241A

FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;
 - > 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.65mm pitch SSOP,
 0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of 40°C to +85°C
- $VCC = 3.3V \pm 0.3V$, Normal Range
- Vcc = 2.3V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVC241A:

- High Output Drivers: ±24mA
- Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

DESCRIPTION:

The LVC241A device is designed specifically to improve both the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters. Together with the LCV240A and LCV244A, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical \overline{OE} (active-low output-enable) inputs, and complementary OE and \overline{OE} inputs.


The LVC241A is organized as two 4-bit line drivers with separate outputenable ($1\overline{OE}$, 2OE) inputs. When $1\overline{OE}$ is low or 2OE is high, the device passes data from the A inputs to the Y outputs. When $1\overline{OE}$ is high or 2OE is low, the outputs are in the high-impedance state.


The LVC241A has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ (OE) should be tied to Vcc (GND) through a pullup (pulldown) resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTIONAL BLOCK DIAGRAM






EXTENDED COMMERCIAL TEMPERATURE RANGE

AUGUST 1999

PIN CONFIGURATION



SOIC/ SSOP/ QSOP/ TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage with Respect to GND	- 0.5 to +6.5	٧
VTERM(3)	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
Tstg	Storage Temperature	- 65 to +150	°C
Іоит	DC Output Current	- 50 to +50	mA
lıĸ	Continuous Clamp Current,	- 50	mA
Іок	VI < 0 or Vo < 0		
Icc	Continuous Current through	±100	mA
Iss	each Vcc or GND		
,			8LVC

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- 3. All terminals except Vcc.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	5.5	8	pF
C _{I/O}	I/O Port Capacitance	VIN = 0V	6.5	8	pF
					8LVC Link

8

NOTE

1. As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
1 0E , 20E	Output-enable Inputs
xAx	Data Inputs
xYx	Data Outputs

FUNCTION TABLE (1)

Inpu	Outputs	
1 0E	1 A X	1YX
L	Н	Н
L	L	L
Н	X	Z

Inpu	Outputs	
20E	2 A X	2 Y X
Н	Н	Н
Н	L	L
L	X	Z

NOTE:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = - 40°C To +85°C

Symbol	Parameter	7	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	٧
		Vcc = 2.7V to 3.6V		2	_		
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	٧
		Vcc = 2.7V to 3.6V		_	_	0.8	
lih lil	Input Leakage Current	Vcc = 3.6V	VI = 0 to 5.5V	_	_	±5	μA
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μA
lozL	(3-State Output pins)						
loff	Input/Output Power Off Leakage	Vcc = 0V, Vin or Vo	$V_{CC} = 0V$, V_{IN} or $V_{O} \le 5.5V$		_	±50	μA
VIK	Clamp Diode Voltage	Vcc = 2.3V, lin = -1	8mA	_	- 0.7	- 1.2	٧
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH	Quiescent Power Supply Current	Vcc = 3.6V	VIN = GND or Vcc	_	_	10	μA
Iccz			$3.6 \le VIN \le 5.5V^{(2)}$	_	_	10	1
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		_	_	500	µA

NOTES

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	IOH = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	IOH = - 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	I _{OL} = 12mA	_	0.4	
		Vcc = 3.0V	IoL = 24mA	_	0.55	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to +85°C.

OPERATING CHARACTERISTICS, Vcc = 3.3V \pm 0.3V, T_A = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power dissipation capacitance per buffer/driver outputs enabled	CL = 0pF, f = 10Mhz	_	pF
CPD	Power dissipation capacitance per buffer/driver outputs disabled		_	pF

SWITCHING CHARACTERISTICS (1)

	Vcc = 2.5V±		5V±0.2V	Vcc = 2.7V		Vcc = 3.3V±0.3V		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tplh tphl	Propagation Delay xAx to xYx	_	_	1.5	7.1	1.5	6.1	ns
tpzh tpzL	Output Enable Time 10E to 1Yx	_	ı	1.5	8.1	1.5	7.1	ns
tPHZ tPLZ	Output Enable Time 2OE to 2Yx	_	_	1.5	8.1	1.5	7.1	ns
tphz tplz	Output Disable Time 1 OE to 1Yx	_	_	1.5	7	1.5	6	ns
tPHZ tPLZ	Output Disable Time 2OE to 2Yx	_	_	1.5	7	1.5	6	ns
tsk(0)	Output Skew ⁽²⁾	_	_	_	_	_	500	ps

NOTES:


- 1. See test circuits and waveforms. $TA = -40^{\circ}C$ to + 85°C.
- 2. Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
VLOAD	6	6	2 x Vcc	٧
VIH	2.7	2.7	Vcc	٧
VT	1.5	1.5	Vcc/2	٧
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF
			8	LVC Link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

CL= Load capacitance: includes jig and probe capacitance.

 $\mathsf{RT} = \mathsf{Termination}$ resistance: should be equal to ZouT of the Pulse Generator.


NOTES:

- 1. Pulse Generator for All Pulses: Rate ≤ 10MHz: tF ≤ 2.5ns: tR ≤ 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain	Vload
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

OUTPUT SKEW - tsk (x)




tsk(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|


NOTES: 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY




ENABLE AND DISABLE TIMES




NOTE:

 Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


SET-UP, HOLD, AND RELEASE TIMES



PULSE WIDTH



ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*