



3.3V CMOS PRESETTABLE SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER WITH 5 VOLT TOLERANT I/O

IDT74LVC169A

FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.635mm pitch QSOP,
0.65mm pitch SSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of -40°C to +85°C
- V_{CC} = 3.3V ±0.3V, Normal Range
- V_{CC} = 2.3V to 3.6V, Extended Range
- CMOS power levels (0.4μW typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVC169A:

- High Output Drivers: ±24mA
- Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

DESCRIPTION:

The LVC169A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS-compatible TTL families.


The LVC169A is a presettable synchronous binary counter which features an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). Outputs (Q₀ to Q₃) of the counters may be preset to a high or low level. A low level at the parallel enable input ($\overline{PE}$) disables the counting action and causes the data at inputs (D₀ to D₃) to be loaded into the counter on the positive-going edge of the clock (provided that the set-up and hold time requirements for $\overline{PE}$ are met). Preset takes place regardless of the levels at the count enable inputs ($\overline{CEP}$ and $\overline{CET}$).

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs ($\overline{CEP}$ and $\overline{CET}$) must be high to count. The $\overline{CET}$ input is fed forward to enable the terminal count output ($\overline{TC}$). The $\overline{TC}$ output thus enabled will produce a high output pulse of a duration approximately equal to the next cascaded stage. The maximum clock frequency for the cascaded counters is determined by the CP to $\overline{TC}$ propagation delay and $\overline{CEP}$ to CP set-up time, according to the following formula:

$$f_{\max} = \frac{1}{t_{p(\max)}(\text{CP to } \overline{TC}) + t_{su}(\overline{CEP} \text{ to } \overline{CP})}$$

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

STATE DIAGRAM




→ COUNT DOWN

→ COUNT UP


EXTENDED COMMERCIAL TEMPERATURE RANGE

OCTOBER 1999

FUNCTIONAL BLOCK DIAGRAM



TYPICAL TIMING SEQUENCE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Symbol	Description	Max.	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	– 0.5 to +6.5	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	– 0.5 to +6.5	V
T _{STG}	Storage Temperature	– 65 to +150	°C
I _{OUT}	DC Output Current	– 50 to +50	mA
I _{IK} I _{OK}	Continuous Clamp Current, V _I < 0 or V _O < 0	– 50	mA
I _{CC} I _{SS}	Continuous Current through each V _{CC} or GND	±100	mA

LVC QUAD Link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC}.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)


Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8	pF
C _{I/O}	I/O Port Capacitance	V _{IN} = 0V	6.5	8	pF

LVC QUAD Link

NOTE:

- As applicable to the device type.

PIN CONFIGURATION



SOIC/ SSOP/ TSSOP/ QSOP
 TOP VIEW

PIN DESCRIPTION

Pin Names	Description
U/D	UP/Down Control Input
CP	Clock Input (LOW-to-HIGH, Edge-Triggered)
Dx	Data Inputs
CEP	Count Enable Inputs (Active LOW)
GND	Ground (0V)
PE	Parallel Enable Input (Active LOW)
CET	Count Enable Carry Input (Active LOW)
Qx	Flip-Flop Outputs
TC	Terminal Count Output (Active LOW)
Vcc	Positive Supply Voltage

FUNCTION TABLE (1)

Operating Modes	Inputs						Outputs	
	CP	U/D	$\overline{CEP}$	$\overline{CET}$	$\overline{PE}$	Dx	Qx	$\overline{TC}$
Parallel load (Dx to Qx)	↑	X	X	X	L	L	L	*
	↑	X	X	X	X	X	h	*
Count Up (Increment)	↑	h	L	L	h	X	Count Up	*
Count Down (Decrement)	↑	L	L	L	h	X	Count Down	*
Hold (do nothing)	↑	X	h	X	h	X	Q ₀	*
	↑	X	X	H	h	X	Q ₀	H

NOTE:

- H = HIGH Voltage Level steady state
h = HIGH Voltage level one setup time prior to the LOW-to-HIGH clock transition.
L = LOW Voltage Level steady state
l = LOW Voltage level one setup time prior to the LOW-to-HIGH clock transition.
Q₀ = Indicates the state of the referenced output prior to the LOW-to-HIGH clock transition.
X = Don't care
* = The $\overline{TC}$ output is LOW when $\overline{CET}$ is LOW and the counter is at Terminal Count. Terminal Count Up is (HHHH) and Terminal Count Down is (LLLL).
↑ = LOW-to-HIGH clock transition

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: T_A = - 40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
V _{IH}	Input HIGH Voltage Level	V _{CC} = 2.3V to 2.7V		1.7	—	—	V
		V _{CC} = 2.7V to 3.6V		2	—	—	
V _{IL}	Input LOW Voltage Level	V _{CC} = 2.3V to 2.7V		—	—	0.7	V
		V _{CC} = 2.7V to 3.6V		—	—	0.8	
I _{IH} I _{IL}	Input Leakage Current	V _{CC} = 3.6V	V _I = 0 to 5.5V	—	—	±5	μA
I _{OZH} I _{OZL}	High Impedance Output Current (3-State Output pins)	V _{CC} = 3.6V	V _O = 0 to 5.5V	—	—	±10	μA
I _{OFF}	Input/Output Power Off Leakage	V _{CC} = 0V, V _{IN} or V _O ≤ 5.5V		—	—	±50	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = 2.3V, I _{IN} = - 18mA		—	- 0.7	- 1.2	V
V _H	Input Hysteresis	V _{CC} = 3.3V		—	100	—	mV
I _{CC1} I _{CC2} I _{CC3}	Quiescent Power Supply Current	V _{CC} = 3.6V	V _{IN} = GND or V _{CC}	—	—	10	μA
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at V _{CC} - 0.6V other inputs at V _{CC} or GND		—	—	500	μA

LVC QUAD Link

NOTE:

- Typical values are at V_{CC} = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	IOH = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	IOH = - 6mA	2	—	
		VCC = 2.3V	IOH = - 12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3.0V		2.4	—	
		VCC = 3.0V	IOH = - 24mA	2.2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	IOL = 0.1mA	—	0.2	V
		VCC = 2.3V	IOL = 6mA	—	0.4	
			IOL = 12mA	—	0.7	
		VCC = 2.7V	IOL = 12mA	—	0.4	
		VCC = 3.0V	IOL = 24mA	—	0.55	

LVC QUAD Link

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = - 40°C to +85°C.

OPERATING CHARACTERISTICS, TA = 25°C

Symbol	Parameter	Test Conditions	VCC = 2.5V±0.2V	VCC = 3.3V±0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance	CL = 0pF, f = 10Mhz	—	—	pF

SWITCHING CHARACTERISTICS ⁽¹⁾

Symbol	Parameter	V _{CC} = 2.7V		V _{CC} = 3.3V±0.3V		Unit
		Min.	Max.	Min.	Max.	
t _{PHL} t _{PLH}	Propagation Delay CP to Q _x	—	9.5	—	8.5	ns
t _{PHL} t _{PLH}	Propagation Delay CP to $\overline{TC}$	—	12.8	—	10.8	ns
t _{PHL} t _{PLH}	Propagation Delay $\overline{CET}$ to $\overline{TC}$	—	9.7	—	8.7	ns
t _{PHL} t _{PLH}	Propagation Delay U/ $\overline{D}$ to $\overline{TC}$	—	10.5	—	9.5	ns
t _w	Clock Pulse Width HIGH or LOW	5	—	4	—	ns
t _{su}	Set-Up Time D _x to CP	3	—	2.5	—	ns
t _{su}	Set-Up Time $\overline{PE}$ to CP	3.5	—	3	—	ns
t _{su}	Set-Up Time U/ $\overline{D}$ to CP	6.5	—	5.5	—	ns
t _{su}	Set-Up Time $\overline{CEP}$, $\overline{CET}$ to CP	5.5	—	4.5	—	ns
t _H	Hold Time D _x , $\overline{PE}$, $\overline{CEP}$, $\overline{CET}$, U/ $\overline{D}$ to CP	0	—	0	—	ns
t _{sk(o)}	Output Skew ⁽²⁾	—	—	—	500	ps

NOTES:

1. See test circuits and waveforms. T_A = – 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	V _{CC} (1)= 2.5V ±0.2V	V _{CC} (2)= 3.3V ±0.3V & 2.7V	Unit
V _{LOAD}	2 x V _{CC}	6	V
V _{IH}	V _{CC}	2.7	V
V _T	V _{CC} / 2	1.5	V
V _{LZ}	150	300	mV
V _{HZ}	150	300	mV
C _L	30	50	pF

LVC QUAD Link

TEST CIRCUITS FOR ALL OUTPUTS



LVC QUAD Link

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2ns; t_R ≤ 2ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns.

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	V _{LOAD}
Disable High Enable High	GND
All Other tests	Open

LVC QUAD Link

OUTPUT SKEW - t_{SK}(x)




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

LVC QUAD Link

NOTES:


1. For t_{SK}(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t_{SK}(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



LVC QUAD Link

ENABLE AND DISABLE TIMES




LVC QUAD Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES



LVC QUAD Link

PULSE WIDTH



LVC QUAD Link

ORDERING INFORMATION

IDT	XX	LVC	XXXX	XX	
Temp. Range		Device Type		Package	
				Q	Quarter Size Outline Package (SO16-7)
				DC	Small Outline IC (SO16-8)
				PY	Shrink Small Outline Package (SO16-9)
				PG	Thin Shrink Small Outline Package (SO16-10)
			169A		Presettable Synchronous 4-Bit Up/Down Binary Counter, 5 Volt Tolerant I/O, $\pm 24\text{mA}$
			74		-40°C to $+85^{\circ}\text{C}$



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.