



# 3.3V CMOS DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET, 5 VOLT TOLERANT I/O

IDT74LVC112A

## FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.635mm pitch QSOP,  
0.65mm pitch SSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of - 40°C to +85°C
- V<sub>CC</sub> = 3.3V ±0.3V, Normal Range
- V<sub>CC</sub> = 2.3V to 3.6V, Extended Range
- CMOS power levels (0.4μW typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

## Drive Features for LVC112A:

- High Output Drivers: ±24mA
- Reduced system switching noise

## APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems


## DESCRIPTION:

This dual negative-edge-triggered J-K flip-flop is built using advanced dual metal CMOS technology. A low level at the preset ( $\overline{PRE}$ ) or clear ( $\overline{CLR}$ ) inputs sets or resets the outputs, regardless of the levels of the other inputs. When  $\overline{PRE}$  and  $\overline{CLR}$  are inactive (high), data at the J and K inputs meeting the setup time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs can be changed without affecting the levels at the outputs. The LVC112A can perform as a toggle flip-flop by tying J and K high.


Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVC112A has been designed with a ±24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

## Functional Block Diagram



## PIN CONFIGURATION



QSO/ SOIC/ SSOP/ TSSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

| Symbol                             | Description                                                           | Max.          | Unit |
|------------------------------------|-----------------------------------------------------------------------|---------------|------|
| V <sub>TERM</sub> <sup>(2)</sup>   | Terminal Voltage with Respect to GND                                  | – 0.5 to +6.5 | V    |
| V <sub>TERM</sub> <sup>(3)</sup>   | Terminal Voltage with Respect to GND                                  | – 0.5 to +6.5 | V    |
| T <sub>STG</sub>                   | Storage Temperature                                                   | – 65 to +150  | °C   |
| I <sub>OUT</sub>                   | DC Output Current                                                     | – 50 to +50   | mA   |
| I <sub>IK</sub><br>I <sub>OK</sub> | Continuous Clamp Current,<br>V <sub>I</sub> < 0 or V <sub>O</sub> < 0 | – 50          | mA   |
| I <sub>CC</sub><br>I <sub>SS</sub> | Continuous Current through<br>each V <sub>CC</sub> or GND             | ±100          | mA   |

LVC QUAD Link

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>CC</sub> terminals.
- All terminals except V<sub>CC</sub>.

## PIN DESCRIPTION

| Pin Names  | Description                |
|------------|----------------------------|
| xCLK       | CLK Inputs                 |
| xCLR-bar   | Clear Inputs (Active LOW)  |
| xPRE-bar   | Preset Inputs (Active LOW) |
| xJ, xK     | Data Inputs                |
| xQ, xQ-bar | Data Outputs               |

## FUNCTION TABLE <sup>(1)</sup>

| Inputs   |          |      |    |    | Outputs          |                     |
|----------|----------|------|----|----|------------------|---------------------|
| xPRE-bar | xCLR-bar | xCLK | xJ | xK | xQ               | xQ-bar              |
| L        | H        | X    | X  | X  | H                | L                   |
| H        | L        | X    | X  | X  | L                | H                   |
| L        | L        | X    | X  | X  | H <sup>(2)</sup> | H <sup>(2)</sup>    |
| H        | H        | ↓    | L  | L  | Q <sub>0</sub>   | Q <sub>0</sub> -bar |
| H        | H        | ↓    | H  | L  | H                | L                   |
| H        | H        | ↓    | L  | H  | L                | H                   |
| H        | H        | ↓    | H  | H  | Toggle           |                     |
| H        | H        | H    | X  | X  | Q <sub>0</sub>   | Q <sub>0</sub> -bar |

### NOTES:

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Q<sub>0</sub> = Level of Q before the indicated steady-state input conditions were established.  
Q<sub>0</sub>-bar = Complement of Q<sub>0</sub> or level of Q-bar before the indicated steady-state input conditions were established.
- The output levels in this configuration may not meet the minimum levels for VOH. Furthermore, this configuration is unstable; that is, it does not persist when either PRE-bar or CLR-bar returns to its inactive (high) level.

## CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

| Symbol           | Parameter <sup>(1)</sup> | Conditions            | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C <sub>IN</sub>  | Input Capacitance        | V <sub>IN</sub> = 0V  | 4.5  | 6    | pF   |
| C <sub>OUT</sub> | Output Capacitance       | V <sub>OUT</sub> = 0V | 5.5  | 8    | pF   |
| C <sub>I/O</sub> | I/O Port Capacitance     | V <sub>IN</sub> = 0V  | 6.5  | 8    | pF   |

LVC QUAD Link

### NOTE:

- As applicable to the device type.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

| Symbol                              | Parameter                                              | Test Conditions                                                        |                                   | Min. | Typ. <sup>(1)</sup> | Max.     | Unit          |
|-------------------------------------|--------------------------------------------------------|------------------------------------------------------------------------|-----------------------------------|------|---------------------|----------|---------------|
| $V_{IH}$                            | Input HIGH Voltage Level                               | $V_{CC} = 2.3\text{V to } 2.7\text{V}$                                 |                                   | 1.7  | —                   | —        | V             |
|                                     |                                                        | $V_{CC} = 2.7\text{V to } 3.6\text{V}$                                 |                                   | 2    | —                   | —        |               |
| $V_{IL}$                            | Input LOW Voltage Level                                | $V_{CC} = 2.3\text{V to } 2.7\text{V}$                                 |                                   | —    | —                   | 0.7      | V             |
|                                     |                                                        | $V_{CC} = 2.7\text{V to } 3.6\text{V}$                                 |                                   | —    | —                   | 0.8      |               |
| $I_{IH}$<br>$I_{IL}$                | Input Leakage Current                                  | $V_{CC} = 3.6\text{V}$                                                 | $V_I = 0 \text{ to } 5.5\text{V}$ | —    | —                   | $\pm 5$  | $\mu\text{A}$ |
| $I_{OZH}$<br>$I_{OZL}$              | High Impedance Output Current<br>(3-State Output pins) | $V_{CC} = 3.6\text{V}$                                                 | $V_O = 0 \text{ to } 5.5\text{V}$ | —    | —                   | $\pm 10$ | $\mu\text{A}$ |
| $I_{OFF}$                           | Input/Output Power Off Leakage                         | $V_{CC} = 0\text{V}$ , $V_{IN}$ or $V_O \leq 5.5\text{V}$              |                                   | —    | —                   | $\pm 50$ | $\mu\text{A}$ |
| $V_{IK}$                            | Clamp Diode Voltage                                    | $V_{CC} = 2.3\text{V}$ , $I_{IN} = -18\text{mA}$                       |                                   | —    | -0.7                | -1.2     | V             |
| $V_H$                               | Input Hysteresis                                       | $V_{CC} = 3.3\text{V}$                                                 |                                   | —    | 100                 | —        | mV            |
| $I_{CCL}$<br>$I_{CCH}$<br>$I_{CCZ}$ | Quiescent Power Supply Current                         | $V_{CC} = 3.6\text{V}$                                                 | $V_{IN} = \text{GND or } V_{CC}$  | —    | —                   | 10       | $\mu\text{A}$ |
| $\Delta I_{CC}$                     | Quiescent Power Supply Current Variation               | One input at $V_{CC} - 0.6\text{V}$<br>other inputs at $V_{CC}$ or GND |                                   | —    | —                   | 500      | $\mu\text{A}$ |

LVC QUAD Link

### NOTE:

- Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^{\circ}\text{C}$  ambient.

## OUTPUT DRIVE CHARACTERISTICS

| Symbol   | Parameter           | Test Conditions <sup>(1)</sup>         |                          | Min.           | Max. | Unit |
|----------|---------------------|----------------------------------------|--------------------------|----------------|------|------|
| $V_{OH}$ | Output HIGH Voltage | $V_{CC} = 2.3\text{V to } 3.6\text{V}$ | $I_{OH} = -0.1\text{mA}$ | $V_{CC} - 0.2$ | —    | V    |
|          |                     | $V_{CC} = 2.3\text{V}$                 | $I_{OH} = -6\text{mA}$   | 2              | —    |      |
|          |                     | $V_{CC} = 2.3\text{V}$                 | $I_{OH} = -12\text{mA}$  | 1.7            | —    |      |
|          |                     | $V_{CC} = 2.7\text{V}$                 |                          | 2.2            | —    |      |
|          |                     | $V_{CC} = 3.0\text{V}$                 |                          | 2.4            | —    |      |
|          |                     | $V_{CC} = 3.0\text{V}$                 | $I_{OH} = -24\text{mA}$  | 2.2            | —    |      |
| $V_{OL}$ | Output LOW Voltage  | $V_{CC} = 2.3\text{V to } 3.6\text{V}$ | $I_{OL} = 0.1\text{mA}$  | —              | 0.2  | V    |
|          |                     | $V_{CC} = 2.3\text{V}$                 | $I_{OL} = 6\text{mA}$    | —              | 0.4  |      |
|          |                     |                                        | $I_{OL} = 12\text{mA}$   | —              | 0.7  |      |
|          |                     | $V_{CC} = 2.7\text{V}$                 | $I_{OL} = 12\text{mA}$   | —              | 0.4  |      |
|          |                     | $V_{CC} = 3.0\text{V}$                 | $I_{OL} = 24\text{mA}$   | —              | 0.55 |      |

LVC QUAD Link

### NOTE:

- $V_{IH}$  and  $V_{IL}$  must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate  $V_{CC}$  range.  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

## OPERATING CHARACTERISTICS, $T_A = 25^\circ\text{C}$

| Symbol | Parameter                                   | Test Conditions                         | $V_{CC} = 2.5V \pm 0.2V$ | $V_{CC} = 3.3V \pm 0.3V$ | Unit |
|--------|---------------------------------------------|-----------------------------------------|--------------------------|--------------------------|------|
|        |                                             |                                         | Typical                  | Typical                  |      |
| CPD    | Power Dissipation Capacitance per Flip-Flop | $C_L = 0\text{pF}$ , $f = 10\text{MHz}$ | —                        | 24                       | pF   |

## SWITCHING CHARACTERISTICS <sup>(1)</sup>

| Symbol                 | Parameter                                                                             | $V_{CC} = 2.5V \pm 0.2V$ |      | $V_{CC} = 2.7V$ |      | $V_{CC} = 3.3V \pm 0.3V$ |      | Unit |
|------------------------|---------------------------------------------------------------------------------------|--------------------------|------|-----------------|------|--------------------------|------|------|
|                        |                                                                                       | Min.                     | Max. | Min.            | Max. | Min.                     | Max. |      |
| $f_{MAX}$              |                                                                                       | —                        | —    | 150             | —    | 150                      | —    | MHz  |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$x\overline{CLR}$ or $\overline{PRE}$ to $xQ$ or $x\overline{Q}$ | —                        | —    | —               | 5.5  | 1                        | 4.8  | ns   |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>$x\overline{CLK}$ to $xQ$ or $x\overline{Q}$                     | —                        | —    | —               | 7.1  | 1                        | 5.9  | ns   |
| $t_{SU}$               | Setup Time, Data before $CLK\downarrow$                                               | —                        | —    | 2.3             | —    | 3.1                      | —    | ns   |
| $t_{SU}$               | Setup Time, $\overline{PRE}$ or $\overline{CLR}$ inactive                             | —                        | —    | 1.1             | —    | 2.4                      | —    | ns   |
| $t_H$                  | Hold Time, data after $CLK\downarrow$                                                 | —                        | —    | 0.7             | —    | 2.5                      | —    | ns   |
| $t_W$                  | Pulse Width, $CLK$ HIGH or LOW                                                        | —                        | —    | 3.3             | —    | 3.3                      | —    | ns   |
| $t_{SK(0)}$            | Output Skew <sup>(2)</sup>                                                            | —                        | —    | —               | —    | —                        | 500  | ps   |

### NOTES:

- See test circuits and waveforms.  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .
- Skew between any two outputs of the same package and switching in the same direction.


## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

| Symbol     | $V_{CC}^{(1)} = 2.5V \pm 0.2V$ | $V_{CC}^{(2)} = 3.3V \pm 0.3V \text{ \& } 2.7V$ | Unit |
|------------|--------------------------------|-------------------------------------------------|------|
| $V_{LOAD}$ | $2 \times V_{CC}$              | 6                                               | V    |
| $V_{IH}$   | $V_{CC}$                       | 2.7                                             | V    |
| $V_T$      | $V_{CC} / 2$                   | 1.5                                             | V    |
| $V_{LZ}$   | 150                            | 300                                             | mV   |
| $V_{HZ}$   | 150                            | 300                                             | mV   |
| $C_L$      | 30                             | 50                                              | pF   |

LVC QUAD Link

### TEST CIRCUITS FOR ALL OUTPUTS



LVC QUAD Link

#### DEFINITIONS:

$C_L$  = Load capacitance: includes jig and probe capacitance.  
 $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ;  $t_F \leq 2\text{ns}$ ;  $t_R \leq 2\text{ns}$ .
2. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ;  $t_F \leq 2.5\text{ns}$ ;  $t_R \leq 2.5\text{ns}$ .

### SWITCH POSITION

| Test                                    | Switch     |
|-----------------------------------------|------------|
| Open Drain<br>Disable Low<br>Enable Low | $V_{LOAD}$ |
| Disable High<br>Enable High             | GND        |
| All Other tests                         | Open       |

LVC QUAD Link

### OUTPUT SKEW - $t_{SK}(x)$




LVC QUAD Link

#### NOTES:


1. For  $t_{SK}(o)$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $t_{SK}(b)$  OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY



LVC QUAD Link

### ENABLE AND DISABLE TIMES




LVC QUAD Link

#### NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

### SET-UP, HOLD, AND RELEASE TIMES



LVC QUAD Link

### PULSE WIDTH



LVC QUAD Link

## ORDERING INFORMATION

| IDT         | XX          | LVC | XXXX    | XX   |                                                                  |
|-------------|-------------|-----|---------|------|------------------------------------------------------------------|
| Temp. Range | Device Type |     | Package |      |                                                                  |
|             |             |     |         | Q    | Quarter Size Outline Package (SO16-7)                            |
|             |             |     |         | DC   | Small Outline IC (SO16-8)                                        |
|             |             |     |         | PY   | Shrink Small Outline Package (SO16-9)                            |
|             |             |     |         | PG   | Thin Shrink Small Outline Package (SO16-10)                      |
|             |             |     |         | 112A | Dual Negative-Edge-Triggered J-K Flip-Flop with Clear and Preset |
|             |             |     |         | 74   | -40°C to +85°C                                                   |



**CORPORATE HEADQUARTERS**  
 2975 Stender Way  
 Santa Clara, CA 95054

**for SALES:**  
 800-345-7015 or 408-727-6116  
 fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.