

3.3V CMOS DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET, 5 VOLT TOLERANT I/O

FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.635mm pitch QSOP, 0.65mm pitch SSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of 40°C to +85°C
- Vcc = 3.3V ±0.3V, Normal Range
- Vcc = 2.3V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVC112A:

- High Output Drivers: ±24mA
- Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems


Functional Block Diagram

DESCRIPTION:

This dual negative-edge-triggered J-K flip-flop is built using advanced dual metal CMOS technology. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs can be changed without affecting the levels at the outputs. The LVC112A can perform as a toggle flip-flop by tying J and K high.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVC112A has been designed with a \pm 24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.




1

EXTENDED COMMERCIAL TEMPERATURE RANGE

MAY 1999

EXTENDED COMMERCIAL TEMPERATURE RANGE

PIN CONFIGURATION



QSOP/ SOIC/ SSOP/ TSSOP TOP VIEW

PIN DESCRIPTION

Pin Names	Description
xCLK	CLK Inputs
xCLR	Clear Inputs (Active LOW)
xPRE	Preset Inputs (Active LOW)
xJ, xK	Data Inputs
xQ, xQ	Data Outputs

FUNCTION TABLE ⁽¹⁾

		Ou	tputs			
xPRE	xCLR	xCLK	кЛ	хΚ	хQ	хQ
L	Н	Х	Х	Х	Н	L
Н	L	Х	Х	Х	L	Н
L	L	Х	Х	Х	H ⁽²⁾	H ⁽²⁾
Н	Н	\rightarrow	L	L	Q ₀	$\overline{Q}_{_0}$
Н	Н	\rightarrow	Н	L	Н	L
Н	Н	\rightarrow	L	Н	L	Н
Н	Н	\downarrow	Н	Н	Toggle	
Н	Н	Н	Х	Х	Q ₀	\overline{Q}_{0}

NOTES:

Q₀ = Level of Q before the indicated steady-state input conditions were established.

- \overline{Q}_0 = Complement of Q_0 or level of \overline{Q} before the indicated steadystate input conditions were established.
- The output levels in this configuration may not meet the minimum levels for VOH. Furthermore, this configuration is unstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level.

ABSOLUTE MAXIMUM RATINGS (1)

Description	Max.	Unit
Terminal Voltage with Respect to GND	– 0.5 to +6.5	V
Terminal Voltage with Respect to GND	– 0.5 to +6.5	V
Storage Temperature	– 65 to +150	°C
DC Output Current	– 50 to +50	mA
Continuous Clamp Current,	- 50	mA
VI < 0 or Vo < 0		
Continuous Current through	±100	mA
each Vcc or GND		
	Terminal Voltage with Respect to GNDTerminal Voltage with Respect to GNDStorage TemperatureDC Output CurrentContinuous Clamp Current,VI < 0 or Vo < 0	Terminal Voltage with Respect to GND -0.5 to $+6.5$ Terminal Voltage with Respect to GND -0.5 to $+6.5$ Storage Temperature -65 to $+150$ DC Output Current -50 to $+50$ Continuous Clamp Current, -50 VI < 0 or Vo < 0

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output	Vout = 0V	5.5	8	pF
	Capacitance				
Ci/o	I/O Port	VIN = 0V	6.5	8	pF
	Capacitance				
				LVC	QUAD Link

NOTE:

1. As applicable to the device type.

^{1.} H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Condition: $T_A = -40^{\circ}c to +85^{\circ}c$

Symbol	Parameter	Т	est Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	_		
Vil	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
lih lil	Input Leakage Current	VCC = 3.6V	VI = 0 to 5.5V	_	—	±5	μA
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μA
lozl	(3-State Output pins)						
IOFF	Input/Output Power Off Leakage	Vcc = 0V, VIN or Vo ≤5	.5V	_	_	±50	μA
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = - 18m	A	_	- 0.7	- 1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = 3.6V	VIN = GND or Vcc	-	_	10	μA
ΔICC	Quiescent Power Supply Current Variation	One input at Vcc – 0.6V other inputs at Vcc or G		—	—	500	

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test	Conditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Iон = – 0.1mA	Vcc - 0.2	—	V
		Vcc = 2.3V	Iон = – 6mA	2	-	
		Vcc = 2.3V	Iон = – 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	Iон = – 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IOL = 0.1mA	_	0.2	V
		Vcc = 2.3V	Iol = 6mA	_	0.4	
			IOL = 12mA	_	0.7	
		Vcc = 2.7V	IOL = 12mA	_	0.4	
		Vcc = 3.0V	Iol = 24mA	_	0.55	
		•	•			LVC QUAD Link

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to +85°C.

OPERATING CHARACTERISTICS, $T_A = 25^{\circ}C$

			Vcc = 2.5V±0.2V	Vcc = 3.3V±0.3V	Unit
Symbol	Parameter	Test Conditions	Typical	Typical	
CPD	Power Dissipation Capacitance per Flip-Flop	CL = 0pF, $f = 10Mhz$	_	24	pF

SWITCHING CHARACTERISTICS (1)

		Vcc = 2	.5V±0.2V	Vcc	= 2.7V	Vcc = 3.	3V±0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fmax		—	_	150	_	150	_	MHz
tplh tphl	Propagation Delay $x\overline{CLR}$ or \overline{PRE} to xQ or $x\overline{Q}$	—	-	_	5.5	1	4.8	ns
tplh tphl	Propagation Delay $x\overline{CLK}$ to xQ or $x\overline{Q}$	_	-	_	7.1	1	5.9	ns
tsu	Setup Time, Data before $CLK \downarrow$	_	_	2.3	_	3.1	_	ns
tsu	Setup Time, PRE or CLR inactive	_	_	1.1	_	2.4	_	ns
tн	Hold Time, data after $CLK\downarrow$	_	_	0.7	_	2.5	_	ns
tw	Pulse Width, CLK HIGH or LOW	_	_	3.3	_	3.3	_	ns
tsk(0)	Output Skew ⁽²⁾	_	_	—	_	_	500	ps

NOTES:

1. See test circuits and waveforms. $T_A = -40^{\circ}C$ to $+85^{\circ}C$.


2. Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$Vcc^{(1)} = 2.5V \pm 0.2V$	Vcc ⁽²⁾ = 3.3V ±0.3V & 2.7V	Unit
VLOAD	2 x Vcc	6	V
Vih	Vcc	2.7	V
VT	Vcc/2	1.5	V
Vlz	150	300	mV
VHZ	150	300	mV
CL	30	50	pF
		Ľ	/C QUAD Link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

- CL= Load capacitance: includes jig and probe capacitance.
- RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.

SWITCH POSITION

Test	Switch
Open Drain	Vload
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open
	LVC QUAD Link

OUTPUT SKEW - tsk (x)




tSK(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|


NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

| PROPAGATION DELAY




ENABLE AND DISABLE TIMES




NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES




PULSE WIDTH



Vін

LVC QUAD Link

ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo is a registered trademark of Integrated Device Technology, Inc.