

# 3.3V CMOS DUAL J-K FLIP-FLOP WITH SET AND RESET, POSITIVE-EDGE TRIGGER, AND 5 VOLT TOLERANT I/O

IDT74LVC109A

## **FEATURES:**

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;
  - > 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.635mm pitch QSOP,
   0.65mm pitch SSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of 40°C to +85°C
- $VCC = 3.3V \pm 0.3V$ , Normal Range
- Vcc = 2.3V to 3.6V, Extended Range
- CMOS power levels (0.4 µ W typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

## **Drive Features for LVC109A:**

- High Output Drivers: ±24mA
- Reduced system switching noise

# **APPLICATIONS:**

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems


## **DESCRIPTION:**

The LVC109A dual J- $\overline{K}$  flip-flop with set and reset, positive-edge trigger is built using advanced dual metal CMOS technology. This device features individual J,  $\overline{K}$  inputs, clock (CP) inputs, set ( $\overline{S}$ D) and reset ( $\overline{R}$ D) inputs; also complementary Q and  $\overline{Q}$  outputs. The set and reset are asynchronous active low inputs and operate independently of the clock input. The J and  $\overline{K}$  inputs control the state changes of the flip-flops as described in the function table. The J and  $\overline{K}$  inputs must be stable one setup time prior to the low-to-high clock transition for predictable operation. The J- $\overline{K}$  design allows operation as a D-type flip-flop by tying the J and  $\overline{K}$  inputs together.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVC109A has been designed with a  $\pm 24$ mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

# **FUNCTIONAL BLOCK DIAGRAM**




#### NOTE:

Pin numbers are for section 1. Refer to pin configuration for section 2 pin numbers.

**EXTENDED COMMERCIAL TEMPERATURE RANGE** 


**AUGUST 1999** 

# **PIN CONFIGURATION**



QSOP/ SOIC/ SSOP/ TSSOP **TOP VIEW** 

## **FUNCTIONAL DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
V <sub>TERM</sub> (3)	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
Tstg	Storage Temperature	- 65 to +150	°C
Іоит	DC Output Current	- 50 to +50	mA
lıĸ	Continuous Clamp Current,	- 50	mA
Іок	$V_1 < 0$ or $V_0 < 0$		
Icc	Continuous Current through	±100	mA
Iss	each Vcc or GND		OHAD I :=1

LVC QUAD Link

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

# **CAPACITANCE** (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output	Vout = 0V	5.5	8	pF
	Capacitance				
CI/O	I/O Port	VIN = 0V	6.5	8	pF
	Capacitance				

LVC QUAD Link

#### NOTE:

1. As applicable to the device type.

## PIN DESCRIPTION

Pin Names	Description
xCP	Clock Inputs, LOW-to-HIGH, edge-triggered
xR̄D	Asynchronous Reset Input (Active LOW)
хS̄D	Asynchronous Set Inputs (Active LOW)
xJ, xK	Synchronous Inputs
Qx	True Flip-Flop Outputs
хQ	Complement Flip-Flop Outputs

# **FUNCTION TABLE (1)**

		Inputs	Out	puts			
Operating Modes	х <del>S</del> D	xRD	хСР	ХJ	хK	Ох	$\overline{Q}$ x
Asynchronous set	L	Н	Х	Х	Х	Н	L
Asynchronous reset	Н	L	Χ	Χ	Χ	L	Н
Undetermined	L	L	Х	Х	Х	Н	Н
Toggle	Н	Н	1	h	I	$\overline{Q}_{0}$	$Q_0$
Load "0" (reset)	Н	Н	1	I	I	L	Н
Load "1" (set)	Н	Н	<b>↑</b>	h	h	Н	L
Hold "no change"	Н	Н	1	I	h	$Q_0$	$\overline{Q}_{0}$

#### NOTE:

- 1. H = HIGH voltage level
  - h = HIGH voltage level of input set-up time prior to the LOW-to-HIGH CP transition
  - L = LOW voltage level
  - I = LOW voltage level of input set-up time prior to LOW-to-HIGH CP transition
  - X = Don't care
  - ↑ = LOW-to-HIGH CP Transition
  - Q<sub>0</sub> = Level of Q before the indicated steady-state input conditions were established.
  - $\overline{Q}_0$  = Complement of  $Q_0$  or level of  $\overline{Q}$  before the indicated steady-state input conditions were established.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = - 40°c to +85°c

Symbol	Parameter	1	Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
ViH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	٧
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
lih lil	Input Leakage Current	Vcc = 3.6V	VI = 0 to 5.5V	_	_	±5	μA
lozh	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μA
lozl	(3-State Output pins)						
loff	Input/Output Power Off Leakage	$V_{CC} = 0V$ , $V_{IN}$ or $V_{O} \leq 5$	5.5V	_	_	±50	μA
Vıĸ	Clamp Diode Voltage	Vcc = 2.3V, lin = - 18n	nA	_	- 0.7	- 1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
Iccl Iccн Iccz	Quiescent Power Supply Current	Vcc = 3.6V	Vin = GND or Vcc	_	_	10	μA
ΔΙCC	Quiescent Power Supply Current Variation	One input at Vcc – 0.69 other inputs at Vcc or 0		_	_	500	μA /C QUAD Link

## NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

# **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Co	nditions <sup>(1)</sup>	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	IOH = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	Iон = - 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		Vcc = 3.0V	IoL = 24mA	_	0.55	
	L	1	L			LVC QUAD Li

#### NOTE:

# OPERATING CHARACTERISTICS, $T_A = 25$ °C

			Vcc = 2.5V±0.2V	Vcc = 3.3V±0.3V	Unit
Symbol	Parameter	Test Conditions	Typical	Typical	
CPD	Power Dissipation Capacitance per flip-flop	CL = 0pF, f = 10Mhz	_	_	pF

# **SWITCHING CHARACTERISTICS (1)**

		Vcc = 2.	5V±0.2V	Vcc =	= 2.7V	Vcc = 3.	$Vcc = 3.3V \pm 0.3V$	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tplh tphl	Propagation Delay xCP to xQ or xQ	_	9	_	8.5	_	7.5	ns
tplh	Propagation Delay xSD to xQ or xRD to Q	_	11	_	9	_	8	ns
tphl	Propagation Delay xSD to xQ or xRD to Q	_	10	_	10	_	9	ns
tsu	Set-up Time, xJ, xK to xCP	2.5		2.5	_	2.5	_	ns
tн	Hold Time, xJ, xK to xCP	2	_	2	_	2	_	ns
trem	Removal Time, x\$\overline{S}D\$, x\$\overline{R}D\$ to xCP	3	_	3	_	3	_	ns
tw	Pulse Width CLK HIGH or LOW	3.3	_	3.3	_	3.3	_	ns
tw	Set or Reset Pulse Width, HIGH or LOW	3	_	3	_	3	_	ns
tsk(0)	Output Skew <sup>(2)</sup>	_	_	_	_	_	500	ps

## NOTES:

- 1. See test circuits and waveforms.  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ .
- 2. Skew between any two outputs of the same package and switching in the same direction.


<sup>1.</sup> VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to +85°C.

# **TEST CIRCUITS AND WAVEFORMS**

## **TEST CONDITIONS**

Symbol	Vcc <sup>(1)</sup> = 2.5V ±0.2V	Vcc <sup>(2)</sup> = 3.3V ±0.3V & 2.7V	Unit
VLOAD	2 x Vcc	6	V
ViH	Vcc	2.7	V
VT	Vcc/2	1.5	V
VLZ	150	300	mV
VHZ	150	300	mV
CL	30	50	pF
,		LV	C QUAD Link

# **TEST CIRCUITS FOR ALL OUTPUTS**



LVC QUAD Link

#### **DEFINITIONS:**

CL= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zou⊤ of the Pulse Generator.


#### NOTES:

- 1. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.

# **SWITCH POSITION**

Test	Switch
Open Drain	Vload
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

**OUTPUT SKEW - tsk (x)** 




tsk(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1| NOTES:

LVC QUAD Link


1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

# PROPAGATION DELAY




# **ENABLE AND DISABLE TIMES**




#### NOTE:

 Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

# SET-UP, HOLD, AND RELEASE TIMES




# **PULSE WIDTH**



LVC QUAD Link

## ORDERING INFORMATION



Quarter Size Outline Package (SO16-7) Small Outline IC (SO16-8) Shrink Small Outline Package (SO16-9) Thin Shrink Small Outline Package (SO16-10) Dual J-K Flip-Flop with Set and Reset, Postive-Edge Trigger, ±24mA

-40°C to +85°C



CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com\*