

FEATURES:

- Equivalent to AMD's Am29841 bipolar registers in pinout/function, speed and output drive over full temperature and voltage supply extremes
- IDT74FCT841A equivalent to FAST™ speed
- IDT74FCT841B 25% faster than FAST
- IDT74FCT841C 40% faster than FAST
- Buffered common latch enable, clear and preset inputs
- $I_{OL} = 48mA$
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series ($5\mu A$ max.)
- Available in SOIC package


DESCRIPTION:

The IDT74FCT800 series is built using an advanced dual metal CMOS technology.


The IDT74FCT840 series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The IDT74FCT841 is a buffered, 10-bit wide version of the popular '373 function.

All of the IDT74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high-impedance state.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



SOIC
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Max.	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to V _{cc}	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
P _T	Power Dissipation	0.5	W
I _{OUT}	DC Output Current	120	mA

8-link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V_{cc} by +.5V unless otherwise noted.
- Input and V_{cc} terminals only.
- Outputs and I/O terminals only.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

8-link

NOTE:

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

D _i	I	Latch data inputs
LE	I	Latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
Y _i	O	3-state latch outputs
OE	I	Output enable control. When OE is LOW, the outputs are enabled. When OE is HIGH, the outputs (Y _i) are in the high-impedance (off) state.

FUNCTION TABLE⁽¹⁾

OE	LE	D _i	Inputs		Internal	Outputs	Function
			Q _i	Y _i			
H	X	X	X	Z	High Z		
H	H	L	L	Z	High Z		
H	H	H	H	Z	High Z		
H	L	X	NC	Z	Latched (High Z)		
L	H	L	L	L	Transparent		
L	H	H	H	H	Transparent		
L	L	X	NC	NC	Latched		
H	L	X	L	Z	Latched (High Z)		
H	L	X	H	Z	Latched (High Z)		

NOTE:

- H = HIGH
- L = LOW
- X = Don't Care
- NC = No Change
- Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: $V_{LC} = 0.2V$; $V_{HC} = V_{CC} - 0.2V$

Commercial: $T_A = 0^\circ C$ to $+70^\circ C$, $V_{CC} = 5.0V \pm 5\%$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V_{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	—	V
V_{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max.}$	$V_I = V_{CC}$	—	—	5	μA
			$V_I = 2.7V$	—	—	$5^{(4)}$	
			$V_I = 0.5V$	—	—	$-5^{(4)}$	
			$V_I = GND$	—	—	-5	
I_{OL}	Input LOW Current	$V_{CC} = \text{Max.}$	$V_O = V_{CC}$	—	—	10	μA
			$V_O = 2.7V$	—	—	$10^{(4)}$	
			$V_O = 0.5V$	—	—	$-10^{(4)}$	
			$V_O = GND$	—	—	-10	
V_{IK}	Clamp Diode Voltage	$V_{CC} = \text{Min.}$, $I_N = -18mA$		—	-0.7	-1.2	V
I_{OS}	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}$, $V_O = GND$		-75	-120	—	mA
V_{OH}	Output HIGH Voltage	$V_{CC} = 3V$, $V_{IN} = V_{LC}$ or V_{HC} , $I_{OH} = -32\mu A$		V_{HC}	V_{CC}	—	V
		$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -300\mu A$	V_{HC}	V_{CC}	—	
			$I_{OH} = -24mA$	2.4	4.3	—	
V_{OL}	Output LOW Voltage	$V_{CC} = 3V$, $V_{IN} = V_{LC}$ or V_{HC} , $I_{OL} = 300\mu A$		—	GND	V_{LC}	V
		$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 300\mu A$	—	GND	$V_{LC}^{(4)}$	
			$I_{OL} = 48mA$	—	0.3	0.5	

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{CC} = 5.0V$, $+25^\circ C$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

V_{LC} = 0.2V; V_{HC} = V_{CC} - 0.2V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} ≥ V _{HC} ; V _{IN} ≤ V _{LC}		—	0.2	1.5	mA
ΔI _{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max. V _{IN} = 3.4V ⁽³⁾		—	0.5	2	mA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = Max. Outputs Open OĒ = GND LE = V _{CC} One Input Toggling 50% Duty Cycle	V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC}	—	0.15	0.25	mA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max. Outputs Open f _i = 10MHz 50% Duty Cycle OĒ = GND LE = V _{CC} One Bit Toggling	V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC} (FCT)	—	1.7	4	mA
		V _{IN} = 3.4V V _{IN} = GND	—	2	5		
		V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC} (FCT)	—	3.2	6.5 ⁽⁵⁾		
		V _{IN} = 3.4V V _{IN} = GND	—	5.2	14.5 ⁽⁵⁾		

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient.

3. Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP}/2 + f_i N_i)$$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in millamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


Symbol	Parameter	Conditions ⁽¹⁾	FCT841A		FCT841B		FCT841C		Unit
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t_{PLH} t_{PHL}	Propagation Delay D _I to Y _I (LE = HIGH)	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	9	1.5	6.5	1.5	5.5	ns
		$C_L = 300\text{pF}^{(4)}$ $R_L = 500\Omega$	1.5	13	1.5	13	1.5	13	
t_{PLH} t_{PHL}	Propagation Delay LE to Y _I	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	12	1.5	8	1.5	6.4	ns
		$C_L = 300\text{pF}^{(4)}$ $R_L = 500\Omega$	1.5	16	1.5	15.5	1.5	15	
t_{PZH} t_{PZL}	Output Enable Time \overline{OE} to Y _I	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	11.5	1.5	8	1.5	6.5	ns
		$C_L = 300\text{pF}^{(4)}$ $R_L = 500\Omega$	1.5	23	1.5	14	1.5	12	
t_{PHZ} t_{PLZ}	Output Disable Time \overline{OE} to Y _I	$C_L = 5\text{pF}^{(4)}$ $R_L = 500\Omega$	1.5	7	1.5	6	1.5	5.7	ns
		$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	8	1.5	7	1.5	6	
tsu	Data to LE Set-up Time	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.5	—	2.5	—	2.5	—	ns
t _H	Data to LE Hold Time		2.5	—	2.5	—	2.5	—	ns
tw	LE Pulse Width ⁽³⁾		4	—	4	—	4	—	ns

NOTES:


1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed but not tested.
4. These conditions are guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS


TEST CIRCUITS FOR ALL OUTPUTS



SET-UP, HOLD, AND RELEASE TIMES



PROPAGATION DELAY



SWITCH POSITION


Test	Switch
Open Drain	Closed
Disable Low	Closed
Enable Low	Open
All Other Tests	Open

8-link


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

PULSE WIDTH



ENABLE AND DISABLE TIMES




NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $Z_0 \leq 50\Omega$; $t_f \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$.

ORDERING INFORMATION

IDT XX FCT XXXX X
Temp. Range Device Type Package



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
[www.idt.com*](http://www.idt.com)

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.