



FAST CMOS OCTAL TRANSCIVER/ REGISTER (3-STATE)

IDT54/74FCT648T/AT/CT

FEATURES:

- Low input and output leakage $\leq 1\mu\text{A}$ (max.)
- CMOS power levels
- True TTL input and output compatibility
 - $V_{OH} = 3.3\text{V}$ (typ.)
 - $V_{OL} = 0.3\text{V}$ (typ.)
- Meets or exceeds JEDEC standard 18 specifications
- Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked)
- Std., A, and C speed grades
- High drive outputs (-15mA I_{OH} , 64mA I_{OL})
- Power off disable outputs permit "live insertion"
- Available in the following packages:
 - Industrial: SOIC, QSOP
 - Military: CERDIP, LCC, CERPACK


DESCRIPTION:

The FCT648T consists of a bus transceiver with 3-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The FCT648T utilizes the enable control ($\overline{G}$) and direction (DIR) pins to control the transceiver functions.


SAB and SBA control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data and a high selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins.


FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



CERDIP/ SOIC/ QSOP/ CERPACK
TOP VIEW



LCC
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Max.	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
T _{STG}	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	-60 to +120	mA

8T-link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V_{CC} by +0.5V unless otherwise noted.
- Inputs and V_{CC} terminals only.
- Outputs and I/O terminals only.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

8T-link

NOTE:

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
A ₁ - A ₈	Data Register A Inputs Data Register B Outputs
B ₁ - B ₈	Data Register B Inputs Data Register A Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Output Data Source Select Inputs
DIR, $\bar{G}$	Output Enable Inputs

FUNCTION TABLE(2)

Inputs						Data I/O ⁽¹⁾		Operation or Function
$\bar{G}$	DIR	CPAB	CPBA	SAB	SBA	A ₁ - A ₈	B ₁ - B ₈	
H	X	H or L	H or L	X	X	Input	Input	Isolation
H	X	↑	↑	X	X			Store A and B Data
L	L	X	X	X	L	Output	Input	Real-Time $\bar{B}$ Data to A Bus
L	L	X	H or L	X	H			Stored $\bar{B}$ Data to A Bus
L	H	X	X	L	X	Input	Output	Real-Time $\bar{A}$ Data to B Bus
L	H	H or L	X	H	X			Stored $\bar{A}$ Data to B Bus

NOTES:

- The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
- H = HIGH
L = LOW
X = Don't Care
↑ = LOW-to-HIGH transition.
Select control = L: clocks can occur simultaneously.
Select control = H: clocks must be staggered in order to load both registers.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = 5.0V ± 5%; Military: TA = -55°C to +125°C, VCC = 5.0V ± 10%


Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _{IH}	Input HIGH Current ⁽⁴⁾	VCC = Max.	V _I = 2.7V	—	—	±1	μA
I _{IL}	Input LOW Current ⁽⁴⁾		V _I = 0.5V	—	—	±1	
I _{OZH}	High Impedance Output Current (3-State Output pins) ⁽⁴⁾	VCC = Max.	V _O = 2.7V	—	—	±1	μA
I _{OZL}			V _O = 0.5V	—	—	±1	
I _I	Input HIGH Current ⁽⁴⁾	VCC = Max., V _I = VCC (Max.)		—	—	±1	μA
V _{IK}	Clamp Diode Voltage	VCC = Min., I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	—		—	200	—	mV
I _{CC}	Quiescent Power Supply Current	VCC = Max., V _{IN} = GND or VCC		—	0.01	1	mA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{OH}	Output HIGH Voltage	VCC = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -6mA MIL I _{OH} = -8mA IND	2.4	3.3	—	V
			I _{OH} = -12mA MIL I _{OH} = -15mA IND	2	3	—	
V _{OL}	Output LOW Voltage	VCC = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 48mA MIL I _{OL} = 64mA IND	—	0.3	0.55	V
I _{OS}	Short Circuit Current	VCC = Max., V _O = GND ⁽³⁾		-60	-120	-225	mA
I _{OFF}	Input/Output Power Off Leakage ⁽⁵⁾	VCC = 0V, V _{IN} or V _O ≤ 4.5V		—	—	±1	μA


NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 5.0V, +25°C ambient.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- The test limit for this parameter is ±5μA at TA = -55°C.
- This parameter is guaranteed but not tested.




DIR	$\overline{G}$	CPAB	CPBA	SAB	SBA
L	L	X	X	X	L

**REAL-TIME TRANSFER
BUS B TO A**




DIR	$\overline{G}$	CPAB	CPBA	SAB	SBA
H	L	X	X	L	X

**REAL-TIME TRANSFER
BUS A TO B**



DIR	$\overline{G}$	CPAB	CPBA	SAB	SBA
H	L	↑	X	X	X
L	L	X	↑	X	X
X	H	↑	↑	X	X

**STORAGE FROM
A AND/OR B**



DIR	$\overline{G}$	CPAB	CPBA	SAB	SBA
L	L	X	H or	X	H
H	L	H or	X	H	X

**TRANSFER STORES⁽¹⁾
DATA TO A AND/OR B**

NOTE:

1. Cannot transfer data to A bus and B bus simultaneously.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	2	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{G} = \text{DIR} = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.15	0.25	mA/ MHz
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{G} = \text{DIR} = \text{GND}$ One Bit Toggling at $f_i = 5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	1.5	3.5	mA
			$V_{IN} = 3.4$ $V_{IN} = \text{GND}$	—	2	5.5	
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{G} = \text{DIR} = \text{GND}$ Eight Bits Toggling at $f_i = 2.5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	3.8	7.3 ⁽⁵⁾	
			$V_{IN} = 3.4$ $V_{IN} = \text{GND}$	—	6	16.3 ⁽⁵⁾	

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.
- Per TTL driven input ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND .
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP}/2 + f_i N_i)$
 $I_{CC} = \text{Quiescent Current}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $f_i = \text{Input Frequency}$
 $N_i = \text{Number of Inputs at } f_i$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - INDUSTRIAL

Symbol	Parameter	Condition ⁽¹⁾	FCT648T		FCT648AT		FCT648CT		Unit
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PLH} t _{PHL}	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	2	9	2	6.3	1.5	5.4	ns
t _{PZH} t _{PZL}	Output Enable Time, $\overline{G}$, DIR to Bus		2	14	2	9.8	1.5	7.8	ns
t _{PHZ} t _{PLZ}	Output Disable Time, $\overline{G}$, DIR to Bus		2	9	2	6.3	1.5	6.3	ns
t _{PLH} t _{PHL}	Propagation Delay Clock to Bus		2	9	2	6.3	1.5	5.7	ns
t _{PLH} t _{PHL}	Propagation Delay SBA or SAB to Bus		2	11	2	7.7	1.5	6.2	ns
t _{SU}	Set-up Time HIGH or LOW Bus to Clock		4	—	2	—	2	—	ns
t _H	Hold Time HIGH or LOW Bus to Clock		2	—	1.5	—	1.5	—	ns
t _w	Clock Pulse Width, HIGH or LOW ⁽³⁾		6	—	5	—	5	—	ns

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - MILITARY


Symbol	Parameter	Condition ⁽¹⁾	FCT648T		FCT648AT		FCT648CT		Unit
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PLH} t _{PHL}	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	2	11	2	7.7	1.5	6	ns
t _{PZH} t _{PZL}	Output Enable Time, $\overline{G}$, DIR to Bus		2	15	2	10.5	1.5	8.9	ns
t _{PHZ} t _{PLZ}	Output Disable Time, $\overline{G}$, DIR to Bus		2	11	2	7.7	1.5	7.7	ns
t _{PLH} t _{PHL}	Propagation Delay Clock to Bus		2	10	2	7	1.5	6.3	ns
t _{PLH} t _{PHL}	Propagation Delay SBA or SAB to Bus		2	12	2	8.4	1.5	7	ns
t _{SU}	Set-up Time HIGH or LOW Bus to Clock		4.5	—	2	—	2	—	ns
t _H	Hold Time HIGH or LOW Bus to Clock		2	—	1.5	—	1.5	—	ns
t _w	Clock Pulse Width, HIGH or LOW ⁽³⁾		6	—	5	—	5	—	ns

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


8-link

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


SET-UP, HOLD, AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES



NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_F \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$

ORDERING INFORMATION

IDT	XX	FCT	XXXX	XX	X		
Temp. Range	Device Type	Package	Process				
					Blank	Industrial	
					B	MIL-STD-883, Class B	
					SO	<u>Industrial Options</u>	
					Q	Small Outline IC (SO24-2)	
						Quarter-size Small Outline Package (SO24-8)	
					D	<u>Military Options</u>	
					E	CERDIP (D24-1)	
					L	CERPACK (E24-1)	
						Leadless Chip Carrier (L28-1)	
					648T	Fast CMOS Octal Transceiver/Register (3-State)	
					648AT		
					648CT		
					54	– 55°C to +125°C	
					74	– 40°C to +85°C	



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.