

FAST CMOS OCTAL TRANSCEIVER/ REGISTER (3-STATE)

IDT74FCT2646AT/CT

FEATURES:

- Low input and output leakage ≤1µA (max.)
- CMOS power levels
- True TTL input and output compatibility
 - VOH = 3.3V (typ.)
 - VOL = 0.3V (typ.)
- Meets or exceeds JEDEC standard 18 specifications
- A, and C speed grades
- Resistor outputs (-15mA IOH, 12mA IOL)
- Reduced system switching noise
- Available in SOIC, QSOP, and TSSOP packages

DESCRIPTION:


The FCT2646T consists of a bus transceiver with 3-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The FCT2646T utilizes the enable control (\overline{G}) and direction (DIR) pins to control the transceiver functions.

SAB and SBA control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data and a high selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flipflops by low-to-high transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins.

The FCT2646T have balanced drive outputs with current limiting resistors. This offers low ground bounce, minimal undershoot and controlled output fall times-reducing the need for external series terminating resistors. FCT2646T parts are plug-in replacements for FCT646T parts.

FUNCTIONAL BLOCK DIAGRAM




TO SEVEN OTHER CHANNELS

INDUSTRIAL TEMPERATURE RANGE

AUGUST 2000

1

PIN CONFIGURATION



SOIC/ QSOP/ TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-60 to +120	mA

8T-lir

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Outputs and I/O terminals only.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾ Conditions		Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF
,					8T-link

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
A1 - A8	Data Register A Inputs
	Data Register B Outputs
B1 - B8	Data Register B Inputs
	Data Register A Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Output Data Source Select Inputs
DIR, G	Output Enable Inputs

FUNCTION TABLE (1)

		Inp	uts			Data	I/O ⁽²⁾	
G	DIR	CPAB	CPBA	SAB	SBA	A1 - A8	B1 - B8	Operation
Н	Χ	H or L	H or L	Х	Х	Input	Input	Isolation
Н	Χ	↑	1	Χ	Χ			Store A and B Data
L	L	Χ	Χ	Х	L	Output	Input	Real-Time B Data to A Bus
L	L	Χ	H or L	Χ	Н			Stored B Data to A Bus
L	Н	Χ	Χ	L	Х	Input	Output	Real-Time A Data to B Bus
L	Н	H or L	Χ	Н	Χ			Stored A Data to B Bus

NOTES:

1. H = HIGH

L = LOW

X = Don't Care

 \uparrow = LOW-to-HIGH transition.

Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.

2. The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = 5.0V \pm 5\%$


Symbol	Parameter	Test Cor	Test Conditions ⁽¹⁾			Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Leve	el	2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Leve	el	_	_	8.0	V
Іін	Input HIGH Current ⁽⁴⁾	Vcc = Max.	VI = 2.7V	_	_	±1	μA
lıL	Input LOW Current ⁽⁴⁾		VI = 0.5V	_	_	±1	
lozн	High Impedance Output Current	Vcc = Max.	Vo = 2.7V	_	_	±1	μA
lozl	(3-State Output pins) ⁽⁴⁾		Vo = 0.5V	_	_	±1	
l _l	Input HIGH Current ⁽⁴⁾	Vcc = Max., Vi = Vcc (Max.)	Vcc = Max., Vi = Vcc (Max.)		_	±1	μA
VIK	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		_	-0.7	-1.2	V
VH	Input Hysteresis	_			200	_	mV
Icc	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vo	CC	_	0.01	1	mA

OUTPUT DRIVE CHARACTERISTICS


Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ.(2)	Max.	Unit
IODL	Output LOW Current	$V_{CC} = 5V$, $V_{IN} = V_{IH}$ or V_{IL} , V_{IR}	OUT = $1.5V^{(3)}$	16	48	_	mA
Іорн	Output HIGH Current	VCC = 5V, $VIN = VIH or VIL$, $VOUT = 1.5V(3)$		-16	-48	_	μA
Vон	Output HIGH Voltage	Vcc = Min.	IOH = -15mA	2.4	3.3	_	V
		VIN = VIH Or VIL					
Vol	Output LOW Voltage	Vcc = Min.	IoL = 12mA	_	0.3	0.5	V
		VIN = VIH or VIL					

NOTES:


- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- 4. The test limit for this parameter is $\pm 5\mu A$ at $T_A = -55$ °C.
- 5. This parameter is guaranteed but not tested.




BUS B TO A



REAL-TIMETRANSFER BUS A TO B





TRANSFER STORES⁽¹⁾ DATA TO A AND/OR B

NOTE:

1. Cannot transfer data to A bus and B bus simultaneously.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Cor	nditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = 3.4V^{(3)}$		_	0.5	2	mA
Iccd	Dynamic Power Supply Current ⁽⁴⁾	VCC = Max. Outputs Open G = DIR = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	_	0.06	0.12	mA/ MHz
Ic	Total Power Supply Current ⁽⁶⁾	VCC = Max. Outputs Open fcP = 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	0.6	2.2	mA
		G = DIR = GND One Bit Toggling at fi = 5MHz 50% Duty Cycle	V _{IN} = 3.4 V _{IN} = GND	_	1.1	4.2	
		Vcc = Max. Outputs Open fcp = 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	1.5	4(5)	
		G = DIR = GND Eight Bits Toggling at fi = 2.5MHz 50% Duty Cycle	V _{IN} = 3.4 V _{IN} = GND	_	3.8	13 ⁽⁵⁾	

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2 + fiNi)$

Icc = Quiescent Current

 Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)

fi = Input Frequency

Ni = Number of Inputs at fi

All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


			FCT2646AT		FCT2646CT		
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tplh tphl	Propagation Delay Bus to Bus	$CL = 50pF$ $RL = 500\Omega$	2	6.3	1.5	5.4	ns
tpzh tpzl	Output Enable Time, \overline{G} , DIR to Bus		2	9.8	1.5	7.8	ns
tphz tplz	Output Disable Time, \overline{G} , DIR to Bus		2	6.3	1.5	6.3	ns
tplh tphl	Propagation Delay Clock to Bus		2	6.3	1.5	5.7	ns
tplh tphl	Propagation Delay SBA or SAB to Bus		2	7.7	1.5	6.2	ns
tsu	Set-up Time HIGH or LOW Bus to Clock		2	_	2	_	ns
tн	Hold Time HIGH or LOW Bus to Clock		1.5	_	1.5	_	ns
tw	Clock Pulse Width, HIGH or LOW		5	_	5	_	ns

NOTES:

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION


Test	Switch
Open Drain	
Disable Low	Closed
Enable Low	
All Other Tests	Open
	8-link

DEFINITIONS:


 C_L = Load capacitance: includes jig and probe capacitance.

 $R\tau$ = Termination resistance: should be equal to Zou τ of the Pulse Generator.


SET-UP, HOLD, AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY




ENABLE AND DISABLE TIMES



NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns

ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054

for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*